54S558 Search Results

Contextual Info: LMU557/558 8 x 8-bit Parallel Multiplier FEATURES DESCRIPTION □ 60 ns W orst-C ase M u ltiply Tim e The L MU 5 5 7 and LMU5 5 8 are high­ speed, low pow er 8-bit parallel m ultipliers. T hey are p in for pin equivalents w ith 54S557 and 54S558 type m ultipliers. Full m ilitary am bi­

half adder ic number

Abstract: ic number of half adder 74s558 of half subtractor ic 4 bit binary half adder IC half adder ic gould 1604 8x8 bit binary multiplier pin configuration for half adder S2316
Contextual Info: 8 x 8 High Speed Schottky M ultipliers Features/Benefits S N 74S 557 S N 5 4 /7 4 S 5 5 8 Ordering Information TEMPERATURE PART NUMBER PACKAGE 54S558 J, 44 , (L) Military 74S557, 74S558 N,J, Commercial • Industry-standard 8 x8 multiplier • Multiplies two 8-bit numbers; gives 16-bit result

"Pin for Pin"

Abstract: LMU557 B-739 LMU558DC U-558D
Contextual Info: LMU557/558 8 x 8-bit Parallel Multiplier Features Description □ 60 ns worst-case multiply time The LMU557 and LMU558 are 8-bit parallel multipliers with high speed and low power operation. They are pin for pin equivalents with 54S557 and 54S558 type multipliers. Full

half adder ic number

Abstract: 4 bit binary half adder IC half adder ic
Contextual Info: 8 x 8 High Speed Schottky M ultipliers Features/Benefits S N 74S 557 S N 5 4 /7 4 S 5 5 8 Ordering Information PART NUMBER PACKAGE TEMPERATURE 54S558 J, <44 , L) M ilitary 74S557, 74S558 N,J, C om m ercial • Industry-standard 8x8 multiplier • Multiplies two 8-bit numbers; gives 16-blt result

Contextual Info: LOGIC DEVICES INC 5 aE D • SSbS^QS 0001211 4 ■ _ T - 9 3 -07 LMU557/558 8 x 8-bit Parallel Multiplier ! DESCRIPTION FEATURES The LMU557 and LMU558 are 8-bit parallel multipliers with high speed and low power operation. They are

e4o3

Abstract: LMU558CMB70 55B5 LMU557CC60 LM-1155 R1519
Contextual Info: LMU557/558 8 x 8-bit Parallel Multiplier FEATURES DESCRIPTION □ 60 ns Worst-Case Multiply Time □ Low Power CMOS Technology □ R eplaces A m 2 5 S 5 5 7 /5 5 8 , 5 4 S 5 5 7 /5 5 8 □ Fully Combinatorial, No Clocks Required The LMU557 and LMU558 are high­

half adder ic number

Abstract: 74S95 binary multiplier by repeated addition 74s657 ic number of half adder 74S958 558s 8x8 bit binary multiplier where we used half adder circuit with circuit diagram S2316
Contextual Info: 8x8 High Speed Schottky M ultipliers SN54/74S557 SN54/74S558 Featu res/ Benefits • Industry-standard • Multiplies two 8 x8 8 -bit multiplier numbers; gives 16-bit result • Cascadable; 56x56 fully-parallel multiplication uses only 34 multipliers for the most-significant half of the product

Contextual Info: LMU557/558 8 x 8-bit Parallel Multiplier Features_ Description_ □ 60 ns worst-case multiply time The LMU557 and LMU558 are 8-bit parallel multipliers with high speed and low power operation. They are pin for pin equivalents with 54S557

r16i

Abstract: 54S558
Contextual Info: LOGIC DEVICES INC TS DEJ S S b S T Q S ODGQlfiS fi | 5-07 8 x 8 bit parallel multipliers lm u 557/ lm u 558 general inform ation features The LMU557 and LMU558 are 8-bit parallel sign bit for all except the - 2 s * ( - 2 8) multipliers with high speed and low power case, which will cause overflow if the result