communication between cpu and iop
Abstract: RISCwatch schema SCHEMAT 480R 480RDK bus arbiter "network interface cards"
Contextual Info: IOP 480 Features • PowerPC 32-Bit RISC CPU Core with MMU, 4KB I-Cache and 2KB D-Cache v2.2 Compliant 32-Bit 33MHz Controller with Two Block Mode or Scatter/Gather DMA Channels which allow unlimited bursts up to 132Mbytes/Second Processor ■ PCI ■ CompactPCI
|
Original
|
32-bit33mhz132mbytes/second66mhz+9480-sil-pb-p1-02communication between cpu and iopriscwatchschemaschemat480r480rdkbus arbiternetwork interface cards
|
PDF
|