38BAX Search Results
38BAX Price and Stock
SG Micro Corp SGM2538BAXTGZ10G/TR- Tape and Reel (Alt: SGM2538BAXTGZ10G/TR) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SGM2538BAXTGZ10G/TR | Tape & Reel | 4,000 |
|
Buy Now | ||||||
Cypress Semiconductor CY7C1021CV33-8BAXCSRAM 1Mbit 64k x 16 3V - 3.6V Parallel 8ns 48-BGA |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CY7C1021CV33-8BAXC | 481 | 1 |
|
Buy Now | ||||||
38BAX Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
MA17
Abstract: MA18 MX98728EC Macronix marking GMAC
|
Original |
mx98728ecc9930ta77700138bax+4 | |
E108998
Abstract: Belden, E108998, 16 AWG CABLE E138034 CABLE E108998 MX98728EC E108998, 16 AWG CABLE 4PR24 1583a 4pr24 e108998 marking code C66 Belden, E108998 st6118
|
Original |
mx98728ec100base-txmx98728aece108998+9 | |
h1632
Abstract: Macronix marking ds130 diode MAR7 MA17 MA18 MX98728EC Long teim timer 4D70 LTPS
|
Original |
mx98728ecc9930ta77700138bax+9 | |
LTE tranceiverContextual Info: MX98726EC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER WITH uP INTERFACE 1.0 Features • Support bus size configuration: - CPU : 8 bits, SRAM: 8 bits - CPU : 16 bits, SRAM: 8/16 bits • Flexible packet buffer partition and addressing space for 32k, 64k up to 512K bytes |
Original |
mx98726ec40mhzx188/186c9930+3 | |
|
Contextual Info: MX98726EC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER WITH uP INTERFACE 1.0 Features • Support bus size configuration: - CPU : 8 bits, SRAM: 8 bits - CPU : 16 bits, SRAM: 8/16 bits • Flexible packet buffer partition and addressing space for 32k, 64k up to 512K bytes |
Original |
mx98726ecc9930ta77700138bax | |
MD14
Abstract: MX98726EC ds130 diode diode 0A70
|
Original |
mx98726ecc9930ta77700138bax+3 | |
MD14
Abstract: MX98726EC LTE tranceiver
|
Original |
mx98726ecc9930ta77700138bax+2 | |
|
Contextual Info: MX98726AEC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER WITH uP INTERFACE 1.0 Features • Support bus size configuration: - CPU : 8 bits, SRAM: 8 bits - CPU : 16 bits, SRAM: 8/16 bits • Flexible packet buffer partition and addressing space for 32k, 64k up to 512K bytes |
Original |
mx98726aecc9930ta77700138bax | |
|
Contextual Info: MX98728AEC 1.0 Features GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION • 1.6KB TX FIFO to support maximum network throughput in the full duplex mode • 16/8 bits SRAM interface of the packet buffer supporting burst DMA for on-chip FIFOs |
Original |
mx98728aecc9930ta77700138bax |