30NOV2007 Search Results

Contextual Info: 4 T H IS D R A W IN G C O P Y R IG H T IS 2 U N P U B L IS H E D . 1979 BY ^ C O RELEASED E L E C T R O N IC S C O R P O R A T IO N . FO R ALL P U B L IC A T IO N R IG H T S JAN 1979. R E V IS IO N S RESERVED. LTR D E S C R IP T IO N D R EV ISE D DATE A PVD

LD1117-18

Abstract: ld1117c LD1117 LD1117XX12 LD1117XX18 LD1117XX18C LD1117XX25 LD1117XX25C LD1117XX28 LD1117XX30
Contextual Info: LD1117xx Low drop fixed and adjustable positive voltage regulators Features • Low dropout voltage 1 V typ. ■ 2.85 V device performances are suitable for SCSI-2 active termination ■ Output current up to 800 mA ■ Fixed output voltage of: 1.2 V, 1.8 V, 2.5 V,

l30 sot 23

Abstract: scsi electric diagram LD1117 date code LD1117S12CTR LD1117 LD1117XX12 LD1117XX18 LD1117XX18C LD1117XX25 LD1117XX25C
Contextual Info: LD1117xx Adjustable and fixed low drop positive voltage regulator Features • Low dropout voltage 1 V typ. ■ 2.85 V device performances are suitable for SCSI-2 active termination ■ Output current up to 800 mA ■ Fixed output voltage of: 1.2 V, 1.8 V, 2.5 V,

dc to ac 400 hz

Abstract: M665 M6651
Contextual Info: M665 DUAL SAW, SELECTABLE FREQUENCY VCSO FOUT The M665 is a dual SAW, selectable frequency VCSO frequency source for low-jitter clock generation. An integrated SAW surface acoustic wave delay line implements the high-Q VCO (voltage controlled oscillator)

tps51620

Abstract: fds8884 tps51125 Inventec MPLC0730 AM4825P r5c804 TP889 hp d530 crb tps51125 kbc
Contextual Info: www.laptop-schematics.com INVENTEC Preliminary Test 2008/03/25 EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE DATE CHANGE NO. REV 3 SIZE = FILE NAME : XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTEC TITLE VER : Preliminary Test SIZE CODE A3 CS DOC. NUMBER REV

TI_BQ24721C_QFN_32P

Abstract: D5036 tps51620 PowerPAD20 AM4825P tps51125 R1019 FM ic GMT_G680LT1_SOT23_5P pt10s TPS51620RHAR
Contextual Info: INVENTEC PRELIMINARY TEST 07A99 2007 12 20 Pre-MP BUILD INVENTEC TITLE 07A99 Preliminary Test SIZE CODE A3 CHANGE by KOBE 23-Jan-2008 DOC. NUMBER REV X01 CS SHEET 1 OF 63 TABLE OF CONTENTS PAGE 1.COVER PAGE 2.INDEX 3.BLOCK DIAGRAM 4.POWER SEQUENCE BLOCK 5-12.SYSTEM POWER

ld1117c

Abstract: LD1117-33 LD1117
Contextual Info: LD1117xx Low drop fixed and adjustable positive voltage regulators Features • Low dropout voltage 1 V typ. ■ 2.85 V Device performances are suitable for SCSI-2 active termination ■ Output current up to 800 mA ■ Fixed output voltage of: 1.2 V, 1.8 V, 2.5 V,

TFBGA105

Abstract: M58PR512J JESD97 M39P0R9080E0 TFBGA-105 strataflash 512mbit
Contextual Info: M39P0R9080E0 512 Mbit x16, Multiple Bank, Multi-Level, Burst Flash Memory 256 Mbit Low Power SDRAM, 1.8V Supply, Multi-Chip Package Feature summary • ■ Multi-Chip Package – 1 die of 512 Mbit (32Mb x 16, Multiple Bank, Multi-Level, Burst) Flash memory

TFBGA105

Abstract: KF256 TFBGA-105 M39P0R8070E2 M58PR256J M58PR512J M65KA128AE A12-Amax
Contextual Info: M39P0R8070E2 M39P0R9070E2 256 or 512Mbit x16, Multiple Bank, Multi-Level, Burst Flash memory 128 Mbit Low Power SDRAM, 1.8V supply, Multi-Chip Package Feature summary • Multi-Chip Package – 1 die of 256 (16Mb x 16) or 512 Mbit (32Mb x 16, Multiple Bank, Multi-Level, Burst)

LD1117-33

Abstract: LD1117-18 ld1117c LD1117S33TR LD1117 date code LD1117 ST 330 LD1117DT18TR LD1117S12CTR LD1117 LD1117XX12
Contextual Info: LD1117xx Low drop fixed and adjustable positive voltage regulators Features • Low dropout voltage 1 V typ. ■ 2.85 V Device performances are suitable for SCSI-2 active termination ■ Output current up to 800 mA ■ Fixed output voltage of: 1.2 V, 1.8 V, 2.5 V,

Contextual Info: PCI1512 www.ti.com SLLA231 – JUNE 2006 CardBus Controller FEATURES • • • • • • • • A 216-Terminal MicroStar BGA PBGA GVF/ZVF Package 2.5-V Core Logic and 3.3-V I/O with Universal PCI Interfaces Compatible with 3.3-V and 5-V PCI Signaling Environments

Contextual Info: TPS3613Ć01 www.ti.com SLVS340C − DECEMBER 2000 − REVISED NOVEMBER 2007 ADJUSTABLE BATTERĆBACKUP SUPERVISOR FOR RAM RENTENTION FEATURES D Supply Current of 40 µA Max D Battery Supply Current of 100 nA (Max) D Supply Voltage Supervision Range: DESCRIPTION

str 5 q 0765 POWER SUPPLY CIRCUIT

Contextual Info: TPS51116 www.ti.com SLUS609F – DECEMBER 2007 – REVISED DECEMBER 2008 COMPLETE DDR, DDR2 AND DDR3 MEMORY POWER SOLUTION SYNCHRONOUS BUCK CONTROLLER, 3-A LDO, BUFFERED REFERENCE FEATURES 1 DESCRIPTION • Synchronous Buck Controller VDDQ – Wide-Input Voltage Range: 3.0-V to 28-V

Contextual Info: CDCM7005 www.ti.com SCAS793C – JUNE 2005 – REVISED DECEMBER 2007 3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER FEATURES 1 • GND GND GND GND GND C VBB GND AVCC AVCC AVCC AVCC AVCC GND STATUS_ REF or PRI_SEC_ CLK STATUS_ D VCXO_IN GND GND

CPRI

Abstract: toyocom filter 10,7 toyocom crystal filter 10.7 phase shift oscillator Calculate Oscillator Jitter By Using Phase-Noise "Phase Discriminator" duplexer rf power T0060 N10 ICP LVPECL load
Contextual Info: CDCM7005 www.ti.com SCAS793C – JUNE 2005 – REVISED DECEMBER 2007 3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER FEATURES 1 • GND GND GND GND GND C VBB GND AVCC AVCC AVCC AVCC AVCC GND STATUS_ REF or PRI_SEC_ CLK STATUS_ D VCXO_IN GND GND

TPS51116

Abstract: IRF7821 IRF7832 SSTL-18 TPS51116PWP TPS51116RGE
Contextual Info: TPS51116 www.ti.com SLUS609F – DECEMBER 2007 – REVISED DECEMBER 2008 COMPLETE DDR, DDR2 AND DDR3 MEMORY POWER SOLUTION SYNCHRONOUS BUCK CONTROLLER, 3-A LDO, BUFFERED REFERENCE FEATURES 1 DESCRIPTION • Synchronous Buck Controller VDDQ – Wide-Input Voltage Range: 3.0-V to 28-V

PSRAM

Abstract: M36P0R9060E0 M58PR512J M69KB096AM M58PRxxxJ
Contextual Info: M36P0R9060E0 512 Mbit x16, Multiple Bank, Multi-Level, Burst Flash memory 64 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package Feature summary • ■ Multi-Chip Package – 1 die of 512 Mbit (32Mb x 16, Multiple Bank, Multi-Level, Burst) Flash memory

Contextual Info: CDCM7005 www.ti.com SCAS793C – JUNE 2005 – REVISED DECEMBER 2007 3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER FEATURES 1 • GND GND GND GND GND C VBB GND AVCC AVCC AVCC AVCC AVCC GND STATUS_ REF or PRI_SEC_ CLK STATUS_ D VCXO_IN GND GND

LD1117DT33TR

Abstract: LD1117S33TR LD1117D12C
Contextual Info: LD1117xx Adjustable and fixed low drop positive voltage regulator Features • Low dropout voltage 1 V typ. ■ 2.85 V device performances are suitable for SCSI-2 active termination ■ Output current up to 800 mA ■ Fixed output voltage of: 1.2 V, 1.8 V, 2.5 V,

tps51620

Abstract: pt10s TPS51620RHAR W775L fds8884 INVENTEC R5C804 tps51125 63A43 Sil1392
Contextual Info: INVENTEC Preliminary Test 2008/03/25 EE DRAWER DESIGN CHECK RESPONSIBLE SIZE = 3 XXXX-XXXXXX-XX P/N NAME XXXXXXXXXXXX FILE : DATE CHANGE NO. REV DATE DATE POWER INVENTEC TITLE VER : PT10SC DOC. NUMBER A3 CODE SIZE CS Model_No SHEET OF 1 63 REV X01 TABLE OF CONTENTS

T1T7

Contextual Info: CDCE421 www.ti.com SCAS842A – APRIL 2007 – REVISED DECEMBER 2007 Fully Integrated Wide-Range, Low-Jitter, Crystal-Oscillator Clock Generator • FEATURES 1 • • • • • • • Single 3.3-V Supply High-Performance Clock Generator Incorporating Crystal-Oscillator Circuitry With

QFN-24 footprint

Contextual Info: CDCE421 www.ti.com SCAS842A – APRIL 2007 – REVISED DECEMBER 2007 Fully Integrated Wide-Range, Low-Jitter, Crystal-Oscillator Clock Generator • FEATURES 1 • • • • • • • Single 3.3-V Supply High-Performance Clock Generator Incorporating Crystal-Oscillator Circuitry With

Contextual Info: CDCM7005 www.ti.com SCAS793C – JUNE 2005 – REVISED DECEMBER 2007 3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER FEATURES 1 • GND GND GND GND GND C VBB GND AVCC AVCC AVCC AVCC AVCC GND STATUS_ REF or PRI_SEC_ CLK STATUS_ D VCXO_IN GND GND

Burr-Brown IC data book appendix c INA125

Contextual Info: INA 125 INA125 INA1 25 INSTRUMENTATION AMPLIFIER With Precision Voltage Reference FEATURES APPLICATIONS ● LOW QUIESCENT CURRENT: 460µA ● PRECISION VOLTAGE REFERENCE: 1.24V, 2.5V, 5V or 10V ● SLEEP MODE ● LOW OFFSET VOLTAGE: 250µV max ● PRESSURE AND TEMPERATURE BRIDGE