LXD9781
Abstract: LXT9763 249356
Contextual Info: LXT9761/62/63/81/82 PHY Transceivers Specification Update March 2001 Notice: The LXT9761/81, LXT9762/82, and LXT9763 Multi-Port 10/100 PHY Transceivers may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this specification
|
Original
|
lxt9761/62/63/81/82lxt9761/81lxt9762/82lxt9763+310base-tlxd9781249356
|
PDF
|
LXD9781
Abstract: LXT9763 S E001
Contextual Info: LXT9761/62/63/81/82 PHY Transceivers Specification Update November 2001 Notice: The LXT9761/81, LXT9762/82, and LXT9763 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this specification update.
|
Original
|
lxt9761/62/63/81/82lxt9761/81lxt9762/82lxt9763+310base-tlxd9781s e001
|
PDF
|
HBLxT9761Hc
Abstract: S E001
Contextual Info: LXT9763 Fast Ethernet 10/100 Hex Transceiver with Full MII Datasheet The LXT9763 is a six-port PHY Fast Ethernet Transceiver that supports IEEE 802.3 physical layer applications at both 10 and 100 Mbps. The mixed-signal adaptive equalization and clock recovery with proprietary Optimal Signal Processing OSP architecture improves SNR 3 dB
|
Original
|
lxt976310/100base-tx100base-fx10base-t+3lxt9761/62/63/81/82hblxt9761hcs e001
|
PDF
|
LXD9781
Abstract: HBLXT9781HC LXT9763 intel date code format
Contextual Info: LXT9761/62/63/81/82 PHY Transceivers Specification Update July 2001 Notice: The LXT9761/81, LXT9762/82, and LXT9763 Multi-Port 10/100 PHY Transceivers may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this specification
|
Original
|
lxt9761/62/63/81/82lxt9761/81lxt9762/82lxt9763+410base-tlxd9781hblxt9781hcintel date code format
|
PDF
|