ADSP-21065L
Contextual Info: 352*5$00$%/ 7,0(56 $1',232576 Figure 11-0. Table 11-0. Listing 11-0. The processor has two identical timer blocks, each of which has two basic functions: • Pulse Width Waveform Generation/ PWMOUT (PWMOUT mode • Pulse Width Count/Capture. (WIDTH_CNT mode)
|
Original
|
32-bitsflg10flg11adsp-21065l+123ruwv
|
PDF
|
ADSP-21065L
Abstract: ADSP21065LKS200X KHQD TMS 3727
Contextual Info: DSP Microcomputer ADSP-21065L Preliminary Technical Information + ,QVWUXPHQWDWLRQDQG,QGXVWULDO$SSOLFDWLRQV 6XSHU+DUYDUG$UFKLWHFWXUH&RPSXWHU 6+$5& RXU,QGHSHQGHQW%XVHVIRU'XDO'DWD
|
Original
|
adsp-21065lkls6500hpru\dqg23hulskhudo+866xssruwiru6lpxowdqhrxv5hfhlyhdqg7udqvplw/2363hdn0/2366xvwdlqhg3huirupdqfh00hpruadsp-21065lks-200xadsp21065lks200xkhqdtms 3727
|
PDF
|
SMC91C92
Abstract: SMC91C90 SMC91C94 SMC91C95 SMC91C100 16NHz cd 4046 pll eeprom 2817
Contextual Info: SMC91C94 PRELIMINARY ISA/PCMCIA Single-Chip Ethernet Controller with RAM FEATURES ISA/PCMCIA Single-Chip Ethernet Controller 4608 Bytes of On-Chip RAM Supports IEEE 802.3 ANSI 8802-3 Ethernet Standards Simultasking - Early Transmit and Early
|
Original
|
smc91c9416-bitsmc91c92smc91c90+5smc91c95smc91c10016nhzcd 4046 plleeprom 2817
|
PDF
|
Hitachi DSA0087
Abstract: HD6473217C16 HD6433202 12P10 HD6473217F16 HD6473217TF16
Contextual Info: Hitachi Single-Chip Microcomputer H8/3217 Series H8/3217, H8/3216 H8/3214, H8/3212 H8/3202 Hardware Manual 8/12/97 Notice When using this document, keep the following in mind: 1. This document may, wholly or partially, be subject to change without notice.
|
Original
|
h8/3217h8/3216h8/3214h8/3212+10h8/3202dp-64sfp-64atfp-80chitachi dsa0087hd6473217c16hd643320212p10hd6473217f16hd6473217tf16
|
PDF
|
RX-2 -G
Abstract: super harvard architecture block diagram 32 bit barrel shifter circuit diagram using mux SHARC Assembly Programming Guide 32-bit microprocessor architecture RX-2 -G s processor cross reference peripheral component interconnect MIPS data bus 4 bit barrel shifter
Contextual Info: ,1752'8&7,21 Figure 1-0. Table 1-0. Listing 1-0. The ADSP-21065L SHARC is a high-performance, 32-bit digital signal processor for communications, digital audio, and industrial instrumentation applications. Along with a high-performance, 180 MFLOPS core, the ADSP-21065L
|
Original
|
adsp-21065l32-bitadsp-21000rx-2 -g+9super harvard architecture block diagram32 bit barrel shifter circuit diagram using muxsharc assembly programming guide32-bit microprocessor architecturerx-2 -g sprocessor cross referenceperipheral component interconnectmips data bus4 bit barrel shifter
|
PDF
|
SMC91C92
Abstract: SMC83C694 SMC91C100 SMC91C9X
Contextual Info: SMC91C100 ADVANCE INFORMATION FEAST Fast Ethernet Controller FEATURES Dual Speed CSMA/CD Engine 10 Mbps and 100 Mbps Compliant with IEEE 802.3 100BASE-T Specification Supports 100BASE-TX, 100BASE-T4, and 10BASE-T Physical Interfaces 32 Bit Wide Data Path (Into Packet Buffer
|
Original
|
smc91c100100base-t100base-tx100base-t4+510base-t50bscsmc91c92smc83c694smc91c9x
|
PDF
|
TMS 3727
Contextual Info: BACK DSP Microcomputer ADSP-21065L Preliminary Technical Information + ,QVWUXPHQWDWLRQDQG,QGXVWULDO$SSOLFDWLRQV 6XSHU+DUYDUG$UFKLWHFWXUH&RPSXWHU 6+$5& RXU,QGHSHQGHQW%XVHVIRU'XDO'DWD
|
Original
|
adsp-21065lkls6500hpru\dqg23hulskhudo+666xssruwiru6lpxowdqhrxv5hfhlyhdqg7udqvplw/2363hdn0/2366xvwdlqhg3huirupdqfh00hpru23lqvdqg7lphuvzlwktms 3727
|
PDF
|