Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    1KX8 STATIC RAM Search Results

    1KX8 STATIC RAM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    27S07ADM/B
    Rochester Electronics LLC 27S07A - Standard SRAM, 16X4 PDF Buy
    27LS07DM/B
    Rochester Electronics LLC 27LS07 - Standard SRAM, 16X4 PDF Buy
    27S03/BEA
    Rochester Electronics LLC 27S03 - SRAM - Dual marked (860510EA) PDF Buy
    27S03ALM/B
    Rochester Electronics LLC 27S03A - 64-Bit, Low Power Biploar SRAM PDF Buy
    27S03ADM/B
    Rochester Electronics LLC 27S03A - 64-Bit, Low Power Biploar SRAM PDF Buy

    1KX8 STATIC RAM Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    128x8 ram

    Abstract: 2Kx8 2 cs dclx F6800 F6802 F6809 F6810 F68A00 F68A02 F68A10
    Contextual Info: FAIRCHILD MICROCOMPUTERS F6800 MICROPROCESSOR FAMILY F6800 MICROPROCESSOR FAMILY Item 1 DEVICE NO. F6800 Function MPU, Address, Interrupt Logic/ Power PoMax Cycle Access Supply Typ Time Time Memory Connection Diagram Package(s) Size ns ns mW V 5.0 (600)


    OCR Scan
    F6800 F68A00 F68B00 128x8 F6802 128x8 F68A02 128x8 ram 2Kx8 2 cs dclx F6809 F6810 F68A10 PDF

    bc 667

    Abstract: F6800 F6802 F6809 F6810 F68A00 F68A02 F68A10 F68B00 F68B02
    Contextual Info: FAIRCHILD MICROCOMPUTERS F6800 MICROPROCESSOR FAMILY F6800 MICROPROCESSOR FAMILY Item 1 DEVICE NO. F6800 Function MPU, Address, Interrupt Logic/ Power PoMax Cycle Access Supply Typ Time Time Memory Connection Diagram Package(s) Size ns ns mW V 5.0 (600)


    OCR Scan
    F6800 F68A00 F68B00 128x8 F6802 128x8 F68A02 bc 667 F6809 F6810 F68A10 F68B02 PDF

    SECDED

    Abstract: sram 16k8 EP3SE50
    Contextual Info: 4. TriMatrix Embedded Memory Blocks in Stratix III Devices SIII51004-1.1 Introduction TriMatrix embedded memory blocks provide three different sizes of embedded SRAM to efficiently address the needs of Stratix III FPGA designs. TriMatrix memory includes 640-bit memory logic array blocks


    Original
    SIII51004-1 640-bit 144-Kbit M144K SECDED sram 16k8 EP3SE50 PDF

    FM1808

    Abstract: FM3808 FM3808-70-T FM3808DK TWS 434 pin diagram
    Contextual Info: Preliminary FM3808 256Kb Bytewide FRAM w/ Real-Time Clock Features 256K bit Ferroelectric Nonvolatile RAM • Organized as 32,752 x 8 bits • High Endurance 100 Billion 1011 Read/Writes • 10 year Data Retention • NoDelay Writes • 70 ns Access Time/ 130 ns Cycle Time


    Original
    FM3808 256Kb FM3808 FM1808 FM3808-70-T FM3808DK TWS 434 pin diagram PDF

    Contextual Info: Preliminary FM3808 256Kb Bytewide FRAM w/ Real-Time Clock Features 256K bit Ferroelectric Nonvolatile RAM • Organized as 32,752 x 8 bits • High Endurance 100 Billion 1011 Read/Writes • 10 year Data Retention • NoDelay Writes • 70 ns Access Time/ 130 ns Cycle Time


    Original
    FM3808 256Kb PDF

    67130V

    Abstract: ajr38 a9lc
    Contextual Info: IlM l L 67130/L 67140 DATA SHEET 1Kx8 CMOS DUAL PORT RAM 3.3 Volt FEATURES . SINGLE 3.3 V ±0.3 VOLT POWER SUPPLY . FAST ACCESS TIME 45 NS * TO 70 NS . 67130L/67140L LOW POWER 67130V/67140V VERY LOW POWER . EXPANDABLE DATA BUS T 0 16 BITS OR MORE USING MASTER/SLAVE DEVICES WHEN USING


    OCR Scan
    67130/L 67130L/67140L 7130V/67140V combinat600 7130V 67140/Rev 67130V ajr38 a9lc PDF

    gu040

    Contextual Info: MHS electronic June 1992 M 67130/M 67140 HI-REL DATA SHEET 1kx8 CMOS DUAL PORT RAM FEATURES ACCESS TIME MILITARY : 35 TO 55 ns max . BUSY OUTPUT FLAG ON MASTER 67130L/67140L LOW POWER 67130V/67140V VERY LOW POWER FULLY ASYNCHRO NO US O PERATIO N FROM EITHER PORT


    OCR Scan
    67130/M 67130L/67140L 7130V/67140V 67130EV gu040 PDF

    Contextual Info: Standard Products UT69RH051 Radiation-Hardened MicroController Data Sheet February 2000 FEATURES q Three 16-bit timer/counters - High speed output - Compare/capture - Pulse width modulator - Watchdog timer capabilities q Flexible clock operation - 1Hz to 20MHz with external clock


    Original
    UT69RH051 16-bit MCS-51 20MHz MIL-STD-883 UT69RH051. UT69RH051, PDF

    hex to bin ttl

    Abstract: pcb layout for fingerprint recognition DIN11 NC3001 NeuriCam
    Contextual Info: NC3001 TOTEM NeuriCam Via Santa Maria Maddalena 12, 38100 Trento, Italy tel. +39-0461-260 552 - fax + 39-0461-260 617 e-mail: info@neuricam.com; http: www.neuricam.com NC3001 TOTEM Digital Processor for Neural Networks DATA SHEET Rel. 11/99 BRIEF SPECIFICATIONS


    Original
    NC3001 hex to bin ttl pcb layout for fingerprint recognition DIN11 NeuriCam PDF

    Contextual Info: Standard Products UT69RH051 Radiation-Hardened MicroController Data Sheet June 2004 FEATURES ‰ Three 16-bit timer/counters - High speed output - Compare/capture - Pulse width modulator - Watchdog timer capabilities ‰ Flexible clock operation - 1Hz to 20MHz with external clock


    Original
    UT69RH051 16-bit MCS-51 20MHz MIL-STD-883 40-pin 44-pin UT69RH051) PDF

    Contextual Info: Standard Products UT69RH051 Radiation-Hardened MicroController Data Sheet June 2004 FEATURES ‰ Three 16-bit timer/counters - High speed output - Compare/capture - Pulse width modulator - Watchdog timer capabilities ‰ Flexible clock operation - 1Hz to 20MHz with external clock


    Original
    UT69RH051 16-bit 20MHz MIL-STD-883 40-pin 100-mil 44-lead 25-mil PDF

    AN41112

    Abstract: 64kx4 DRAM Y255 STI3220 16X16 8x32 sram da 601 Hitachi PIX-8144
    Contextual Info: APPLICATION NOTE STi3220 MOTION ESTIMATION PROCESSOR CODEC By : Marc QUEROL SUMMARY Page I - QUICK FEED-BACK ON COMPRESSION TECHNIQUES . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 II - MOTION COMPENSATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .


    Original
    STi3220 720ducts AN41112 64kx4 DRAM Y255 STI3220 16X16 8x32 sram da 601 Hitachi PIX-8144 PDF

    logic diagram to setup adder and subtractor

    Abstract: DIN 5463 add round key for aes algorithm circuit diagram of inverting adder H.264 encoder verilog code for twiddle factor ROM vhdl code for complex multiplication and addition EP3SE50 1517-Pin VHDL codes of 16 point FFT radix-4
    Contextual Info: Section I. Device Core This section provides a complete overview of all features relating to the Stratix III device family, which is the most architecturally advanced, high performance, low power FPGA in the market place. This section includes the following chapters:


    Original
    PDF

    L498A

    Abstract: 8a7a BT497AKHF160 SC-117 JEDEC BT498AKHF240 498A 6903 controller 62642 Bt498 IR 9624
    Contextual Info: Advance Information This document contains information on a product under development. The parametric information contains target parameters that are subject to change. Bt497A/498A 240 MHz Monolithic CMOS Triple 1K x 8 RAMDAC The Bt497A/8A is designed specifically for high-performance, high-resolution color


    Original
    Bt497A/498A Bt497A/8A L498A 8a7a BT497AKHF160 SC-117 JEDEC BT498AKHF240 498A 6903 controller 62642 Bt498 IR 9624 PDF

    schematic diagram UPS 600 Power tree

    Abstract: schematic diagram ups 600 actel silicon sculptor APA075 APA1000 APA150 APA300 APA450 APA600 APA750 JESD22
    Contextual Info: v3 .4 PLUS ProASIC TM Flash Family FPGAs Features and Benefits • • High Capacity I/O • • • • • 75,000 to 1 million System Gates 27k to 198kbits of Two-Port SRAM 66 to 712 User I/Os Reprogrammable Flash Technology • • • • 0.22µ 4LM Flash-based CMOS Process


    Original
    198kbits schematic diagram UPS 600 Power tree schematic diagram ups 600 actel silicon sculptor APA075 APA1000 APA150 APA300 APA450 APA600 APA750 JESD22 PDF

    T89C51RD2 Instruction set Architecture

    Abstract: atmel 80C52 T89C51RD2-SLSCM T87C51RD2 80C51 80C52 PDIL40 PLCC44 PLCC68 T89C51RD2
    Contextual Info: Features • 80C52 Compatible • • • • • • • • • • • • • – 8051 Pin and Instruction Compatible – Four 8-bit I/O Ports or 6 in 64/68 Pins Packages – Three 16-bit Timer/Counters – 256 bytes Scratch Pad RAM – 7 Interrupt Sources With 4 Priority Levels


    Original
    80C52 16-bit 4243G T89C51RD2 Instruction set Architecture atmel 80C52 T89C51RD2-SLSCM T87C51RD2 80C51 PDIL40 PLCC44 PLCC68 T89C51RD2 PDF

    Contextual Info: Features • 80C52 Compatible • • • • • • • • • • • • • – 8051 Pin and Instruction Compatible – Four 8-bit I/O Ports or 6 in 64/68 Pins Packages – Three 16-bit Timer/Counters – 256 bytes Scratch Pad RAM – 7 Interrupt Sources With 4 Priority Levels


    Original
    80C52 16-bit 4243Gâ PDF

    inverter sla 1003

    Abstract: ste ae c 642 P80CE559EFB P83CE559 80C51 P80CE559 P80CE559EBB sla 1003
    Contextual Info: Philips Semiconductors Preliminary specification Single-chip 8-bit microcontroller P83CE559/P80CE559 1. FEATURES • 80C51 central processing unit • 48 K x 8 ROM, expandable externally to 64 Kbytes • ROM Code protection • 1536 × 8 RAM, expandable externally to 64 Kbytes


    Original
    P83CE559/P80CE559 80C51 16-bit 10-bit P80CE559/P83CE559 P8xCE559) 80C51 P8xCE559 inverter sla 1003 ste ae c 642 P80CE559EFB P83CE559 P80CE559 P80CE559EBB sla 1003 PDF

    APA600-PQ208M

    Abstract: FBGA-484 datasheet APA075 APA1000 APA150 APA300 APA450 APA750 APA150-TQ100 RPE 113
    Contextual Info: v5.8 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os


    Original
    PDF

    80C51

    Abstract: 80C52 AT89C51AC2 PLCC44 T89C51AC2 VQFP44
    Contextual Info: Features • • • • • • • • • • • • • • • • • • • • 80C51 Core Architecture 256 Bytes of On-chip RAM 1 KB of On-chip XRAM 32 KB of On-chip Flash Memory – Data Retention: 10 Years at 85°C Read/Write Cycle: 10K 2 KB of On-chip Flash for Bootloader


    Original
    80C51 14-sources 16-bit 80C51 21-bit 10-bit 4127G 80C52 AT89C51AC2 PLCC44 T89C51AC2 VQFP44 PDF

    89C51RC2-UM

    Abstract: AT89C51RB2-RLTUM AT89C51RC2-3CSUM PDIL40 89C51RB2 89C51RB2-UM 89C51RC2 AT89C51RB2-3CSUM AT89C51RC2-RLTUM 80C52
    Contextual Info: Features • 80C52 Compatible • • • • • • • • • • • • • • • • • • • – 8051 Pin and Instruction Compatible – Four 8-bit I/O Ports – Three 16-bit Timer/Counters – 256 Bytes Scratch Pad RAM – 9 Interrupt Sources with 4 Priority Levels


    Original
    80C52 16-bit 89C51RC2-UM AT89C51RB2-RLTUM AT89C51RC2-3CSUM PDIL40 89C51RB2 89C51RB2-UM 89C51RC2 AT89C51RB2-3CSUM AT89C51RC2-RLTUM PDF

    HT66F004

    Abstract: HT48R002 HT66F002 HT16K33 HT46R002 HT12F application circuit HT66F018 HT46R004 HT46R0042 HT46R066B
    Contextual Info: Holtek Company Introduction Introduction Unrelenting growth and the release of a continuous stream of competitive and functionally rich new semiconductor devices onto the global market has been the hallmark of Holtek Semiconductor since the establishment of the company back in 1983 to the present


    Original
    32-bit HT95R24. HT95R25. HT95R33. HT95R34. HT95R35. HT98R068-1. HT9B92. HT9B92G. HT9B95. HT66F004 HT48R002 HT66F002 HT16K33 HT46R002 HT12F application circuit HT66F018 HT46R004 HT46R0042 HT46R066B PDF

    PA0016

    Abstract: STR11006 SO41P PIONEER PA0016 7 segment to bcd converter 74c915 SAJ141 74HC145 tms1122 IC PA0016 KOR 2310 transistor
    Contextual Info: Utgåva 2005-03-24 Alla artiklar i katalogen finns normalt i lager men det tillkommer och utgår kontinuerligt. För aktuell information om prisvärt industriöverskott / surplus surfa in på: http://www.labb.se/surplus.htm Tel: 08-641 86 30 Fax: 08-641 87 30


    Original
    14-dagar PA0016 STR11006 SO41P PIONEER PA0016 7 segment to bcd converter 74c915 SAJ141 74HC145 tms1122 IC PA0016 KOR 2310 transistor PDF

    Contextual Info: EVALUATION KIT AVAILABLE DS80C410/DS80C411 Network Microcontrollers with Ethernet and CAN www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS80C410/DS80C411 network microcontrollers offer the highest integration available in an 8051 device. Peripherals include a 10/100 Ethernet MAC, three serial


    Original
    DS80C410/DS80C411 DS80C410/DS80C411 DS80C410 DS80C411 64kBytes PDF