18CV825 Search Results
18CV825 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
22CV10AP
Abstract: 22cv10 nte quick cross ict peel 18CV8J palce programmer schematic blackjack vhdl code PA7140J-20 INTEL PLD910 PALCE610
|
OCR Scan |
||
18CV8
Abstract: 18CV825 18CV815 18cv8 programming 18CV8-15 HAS64 PEEL18CV8 AMI PEEL18CV8
|
OCR Scan |
18CV8 PEEL18CV8 18CV8 18CV825 18CV815 18cv8 programming 18CV8-15 HAS64 AMI PEEL18CV8 | |
Contextual Info: INTERNATIONAL CMOS TECHNOLOGY, INC. PEEL. 18CV8 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility — 74 product term x 36 input array — Up to 18 inputs and 8 I/O pins — Independent configurable I/O macro cells — Synchronous preset, asynchronous clear |
OCR Scan |
18CV8 | |
18CV8Contextual Info: -> GOULD CHIOSE*PLD Electrically ErasableProgrammableLogic PEEL 18CV8 Features • Synchronous preset, asynchronous clear • Independent output enables Advanced CMOS E2PROM Technology Application Versatility • Replace SSI/MSI logic • Emulates bipolar PAL™, GAL™ and the EPLDS |
OCR Scan |
18CV8 18CV8 | |
18CV825
Abstract: PEEL18CV8 AMI 18CV8 18cv8 programming ami equivalent gates ami equivalent gates of each core cell PEEL18CV8 18CV8-15
|
OCR Scan |
18CV8 PEEL18CV8 464C2 480Kfi D014273 18CV825 PEEL18CV8 AMI 18CV8 18cv8 programming ami equivalent gates ami equivalent gates of each core cell 18CV8-15 | |
18CV8
Abstract: 18CV8-15 18CV815 ami equivalent gates 18CV825 PEEL18CV8
|
OCR Scan |
18CV8 PEEL18CV8 480Ki2 480KD 18CV8 18CV8-15 18CV815 ami equivalent gates 18CV825 | |
18CV825Contextual Info: ET , INC. PEEL 18CV8-25 CMOS Programmable Electrically Erasable Logic Device Features Architectural Flexibility — 74 product term x 36 input array — Up to 18 inputs and 8 I/O pins — Independent configurable I/O macro cells — Synchronous preset, asynchronous clear |
OCR Scan |
18CV8-25 18CV825 | |
Contextual Info: INTERNATIONAL C M O S 37E D 4040707 0 0 0 0 3 3 e ö T-46-19-07 INTERNATIONAL CMOS TECHNOLOGY, INC. PEEL 18CV8 CMOS Programmable Electrically Erasable Logic Device Features A rchitectural F lexibility — 74 product term x 36 input array — Up to 18 inputs and 8 I/O pins |
OCR Scan |
T-46-19-07 18CV8 |