180X220 Search Results
180X220 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: / = T SGS-THOMSON [*^ MttJ(êir[EMD(g§ * 7 . # IRF740 CHIP N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN DIE FORM DIE SIZE: 180x220 mils METALLIZATION: Top Al Back A u/C r/N i/A u BACKSIDE THICKNESS: 6100 A DIE THICKNESS: 16 ± 2 mils PASSIVATION: |
OCR Scan |
180x220 20x16 IRF740 | |
C0073
Abstract: f740
|
OCR Scan |
180x220 C-0073 C0073 f740 | |
transistor IRF740
Abstract: irf740 transistor IRF740
|
OCR Scan |
0Q3Q14Q IRF740 180x220 29x23 20x16 transistor IRF740 irf740 transistor | |
1.2 Micron CMOS Process Family
Abstract: CMOS GATE ARRAYs
|
OCR Scan |
||
vexta
Abstract: mje 3001 RESISTOR BF 0207 BF243 BF 184 transistor NPN/NF 034 BF249 VAR10 bf345 BETA-240
|
OCR Scan |
||
IPC-SM-780
Abstract: VN20NSP VN20N VN20SP
|
Original |
PowerSO-10TM: PowerSO-10 O-220 1999STMicroelectronics IPC-SM-780 VN20NSP VN20N VN20SP | |
MOSFET Termination StructureContextual Info: rz7 SGS-THOMSON ^ 7 Mm [ j ^ 0 [ K ] Q i [ L [ l © i r [ Ë ] W 0© S A P P L IC A T IO N N O T E HIGH DENSITY POWER MOSFETS Fig. 1 - SGS POWER MOSFET structure INTRODUCTION POWER MOSFET-transistor are fabricated using VLSI technology. A simple chip contains thousands |
OCR Scan |
STVHD90. STVHD90 MOSFET Termination Structure | |
Contextual Info: High Reliability Fast CMOS Gate Arrays UNIVERSAL SEMICONDUCTOR INC. ranging from 100 to 6000 equivalent gates and a maximum pin count ranging from 24 to 120. FEATURES: • • • • • • • • • • • • Single & Dual Layer Metal Source/D rain Contacts Programmable |
OCR Scan |
||
Contextual Info: MHTEPTEKC ww w.i-t.su ¡nfo@ i-t.su electronics Jen: 495 739-09-95, 644-41-29 BeKTopHbie HHBepTopbi TOSHIBA cepMM VFS11 CO B C T p o e H H b IM C e T e B b IM $ M H b T p O M npMMeHaroTca flna riMTaHM^ Tpex#a3Hbix flBMraieneM nepeMeHHoro TOKa. MHBepTopw ocHOBaHH Ha npMHU,Mne ynpaBneHMA BeKTopoM MarnMTHoro nona 6e3 |
OCR Scan |
||
Contextual Info: , . , Universal Semiconduc tot HIGH RELIABILITY FAST CMOS GATE arrays FEATURES : ISO-2/ISO-3/ISO-5 GATE ARRAY DESCRIPTION . The ISO 2 /3 /5 series o f silicon gate CMOS arrays are high perform ance fam ilies o f eleven arrays each w ifh co m p le xity ranging from 100 to 2 4 0 0 equivalent gates and a m axim um |
OCR Scan |
410x410 | |
d 526 0 6JContextual Info: Æ T SGS-THOMSON * 7/. APPLICATION NOTE PLASTIC PACKAGES FOR POWER DISCRETES AND ICs 1.BRIEF OVERVIEW OF TECHNOLOGY The plastic package of a power chip serves four main functions: i Electrical interconnection between the silicon chip and the external circuit; |
OCR Scan |
PowerSO-10 d 526 0 6J | |
sgs mosfet
Abstract: buz11 application note FZJ 101
|
OCR Scan |
STVHD90. STVHD90 sgs mosfet buz11 application note FZJ 101 | |
pMOS NAND GATE
Abstract: A540B ISO-5
|
OCR Scan |
13ba311 000D0M5 410x410 390x390 pMOS NAND GATE A540B ISO-5 | |
TO220S - TO-220 Heatsink Small - Aluminium
Abstract: IPC-SM-780 "Intelligent Power Devices" VN20NSP IPC-SM-785 VN20SP
|
Original |
PowerSO-10TM: PowerSO-10 O-220 TO220S - TO-220 Heatsink Small - Aluminium IPC-SM-780 "Intelligent Power Devices" VN20NSP IPC-SM-785 VN20SP |