Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    10NSTPD Search Results

    10NSTPD Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: COM’L: -10/12/15/20 IND: -14/18/24 M A C H 2 2 0 -1 0 /1 2 /1 5 /2 0 High-Density EE CMOS Programmable Logic a Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • 68 Pins ■ 48 Outputs ■ 96 Macrocells ■ 96 Flip-flops; 4 clock choices ■ 10nstpD


    OCR Scan
    10nstpdpal26v12mach120mach221+5mach220pal22v100q37m01pqr208208-pin PDF

    Contextual Info: a Advanced Micro Devices MACH230-10 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 84 Pins ■ 64 Outputs ■ 128 Macrocells ■ ■ 10nstPD ■ 8 “PAL26V16” blocks with buried macrocells ■ 77 MHz Imax ■ external 128 Flip-flops; 4 clock choices


    OCR Scan
    mach230-1010nstpdpal26v16mach435+5mach230pal22v10blmach230-10d257seti84-pin PDF

    palce16V8 programming

    Abstract: AMD palce16v8 programming palce16v8h20 PALCE16V8Q-25PC palce16v8 programming guide
    Contextual Info: _ COM’L: H-10/15/25, Q-15/25 MIL: H-20/25 Cl Advanced Micro Devices PALCE16V8 EE CMOS 20-Pin Universal Programmable Array Logic DISTINCTIVE CHARACTERISTICS • Pin, function and fuse-map compatible with all 20-pln GAL devices ■ Electrically erasable CMOS technology


    OCR Scan
    h-10/15/25q-15/25h-20/25palce16v8+920-pin20-plnpal16r8pal10h8palce16v8 programmingamd palce16v8 programmingpalce16v8h20palce16v8q-25pcpalce16v8 programming guide PDF

    Contextual Info: PEEL 18CV8 -5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features • Multiple Speed, Power, Temperature Options — Speeds ranging from 5ns to 25ns — Power as low as 37mA at 25MHz — Commercial and industrial versions available


    OCR Scan
    18cv825mhz20-pinpeel18cv8p-25+2300mil10nstpd PDF

    PAL20L8

    Abstract: MMI PAL 20R4 mmi pal20l8 PAL20R4 MMI TOP MARKING amd part marking PAL20R6 PAL20L8 mmi AMD PAL20L8 LA4490
    Contextual Info: COM’L: -5/7/B/B-2/A, 10/2 a MIL: -10/12/15/B/A Advanced Micro Devices PAL20R8 Family 24-Pin TTL Programmable Array Logic D ISTINCTIVE CHARACTERISTICS • As fast as 5 ns maximum propagation delay ■ Power-up reset for initialization ■ Popular 24-pin architectures: 20L8,20R8,


    OCR Scan
    -10/12/15/b/apal20r824-pinpal20l8+10pal20r6pal20r4pal20r8-5mmi pal 20r4mmi pal20l8mmi top markingamd part markingpal20l8 mmiamd pal20l8la4490 PDF

    philips tea 1090

    Abstract: PAL 007 B pal 002 PZ3064 PZ3064-10A44 PZ3064-10BC PZ3064-12A44 PZ3064-12BC PZ3064I12A44 PZ3064I12BC
    Contextual Info: Philips Sem iconductors Product specification 64 macrocell CPLD PZ3064 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CM OS design and process technologies The PZ3064 CPLD Com plex Program mable Logic Device is the second in a fam ily of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz306450mhzot382-1mo-108cc-1+9philips tea 1090pal 007 bpal 002pz3064-10a44pz3064-10bcpz3064-12a44pz3064-12bcpz3064i12a44pz3064i12bc PDF

    tea 1090

    Abstract: bo67 philips tea 1090 PAL 007 B pal 002 PZ3064 PZ5064-10A44 PZ5064-10BC PZ5064-7A44 pal 012 a
    Contextual Info: Philips Sem iconductors Prelim inary specification 64 macrocell CPLD PZ5064 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CMOS design and process technologies The PZ5064 CPLD Complex Program mable Logic Device is the second in a fam ily of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz506450mhzot382-1mo-108cc-1+10tea 1090bo67philips tea 1090pal 007 bpal 002pz3064pz5064-10a44pz5064-10bcpz5064-7a44pal 012 a PDF

    Contextual Info: INTEGRATED CIRCUITS m m s ^ e eI It Xiiinx has acquired the entire Philips CoolRunner Low Power CPLD Product Family, For more technical or sales information, please see: www.xilinx.com XCR5128 128 macrocell CPLD Product specification Supersedes data of 1997 Aug 12


    OCR Scan
    xcr5128pz5128ot322-2m0112dd1 PDF

    palce16v8 programming algorithm

    Abstract: palce programmer schematic palce programming Guide PAL AM 16v8 AMD palce16v8 programming pal 010a PALCE16V8H-7 PALCE16V8H-15E4 AM 16v8 gal programming algorithm
    Contextual Info: COM’L: H-7/10/15/25, Q-15/25 MIL: H-10/15/20/25 H Advanced Micro Devices PALCE16V8 Family EE CMOS 20-Pin Universal Programmable Array Logic DISTINCTIVE CHARACTERISTICS • Pin, fu n ctio n and fuse-m ap com patible w ith all 20-pin GAL devices Program m able o u tp u t po larity


    OCR Scan
    h-7/10/15/25q-15/25h-10/15/20/25palce16v8+1420-pinpal16r8pal10h812350-024apalce16v8 programming algorithmpalce programmer schematicpalce programming guidepal am 16v8amd palce16v8 programmingpal 010apalce16v8h-7palce16v8h-15e4am 16v8gal programming algorithm PDF

    Contextual Info: INTEGRATED CIRCUITS l y i E I TI im m Xiiinsc has acquired the entire Philips CoolRunoer Low Power CPLD Product Family, For more technical or sales information, please see; www.xilinx.com 8 £«& ^ S l 8 ft « »0» X ft » 0« XCR5032C 32 macrocell CPLD with enhanced clocking


    OCR Scan
    xcr5032cl76-1ot376-1 PDF

    pal 012 a

    Abstract: PAL 012
    Contextual Info: Philips Sem iconductors Product specification 64 macrocell CPLD PZ3064 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CM OS design and process technologies The PZ3064 CPLD Com plex Program mable Logic Device is the second in a fam ily of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz3064mo-108cc-1t382-1pal 012 a+1pal 012 PDF

    palce16v8 programming algorithm

    Contextual Info: 5TE D • 02 57 5 2 b 00 32 2 7 1 510 MANDE ADV MICRO PLA/PLE/ARRAYS COM’L: H-7/10/15/25, Q-15/25 -_ MIL: H-10/15/20/25 PALCE16V8 Family AdvS EE CMOS 20-Pin Universal Programmable Array Logic Devices DISTINCTIVE CHARACTERISTICS ■ ■ Pin, function and fuse-map compatible with all


    OCR Scan
    h-7/10/15/25q-15/25h-10/15/20/25palce16v8+220-pinpalce16v8 programming algorithm PDF

    pal 012 a

    Abstract: PAL 012
    Contextual Info: INTEGRATED CIRCUITS im m siniEET II Xilinx has acquired the entire Philips CoolRunner Low Power CPLD Product Family» For more technical or sales information, piease see: www.xilinx.com XCR3064 64 macrocell CPLD Product specification Supersedes data of 1997 Mar 05


    OCR Scan
    xcr3064xcr3q84pz3064ot382-1+3mo-108cc-1pal 012 apal 012 PDF

    Contextual Info: INTEGRATED CIRCUITS im m l y i E I TI Xilinx has acquired the entire Philips CooIRunner Low Power CPLD Product Family* For more technical or sales informations piease see: www.xilinx.com XCR5064 64 macrocell CPLD Product specification Supersedes data of 1997 Mar 05


    OCR Scan
    xcr5064xcb5064pz5064ot382-1+1mo-108cc-1 PDF

    philips tea 1090

    Abstract: mc15 PAL 007 B PAL 007 E pal 002 PZ3064 PZ5064-10A44 PZ5064-10BC PZ5064-7A44 PZ5064-7BC
    Contextual Info: Philips Sem iconductors Product specification 64 macrocell CPLD PZ5064 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CM OS design and process technologies The PZ5064 CPLD Com plex Program mable Logic Device is the second in a fam ily of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz506450mhzot382-1mo-108cc-1+10philips tea 1090mc15pal 007 bpal 007 epal 002pz3064pz5064-10a44pz5064-10bcpz5064-7a44pz5064-7bc PDF

    5032-7B

    Contextual Info: Philips Sem iconductors Product specification 32 macrocell CPLD PZ5032 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CM OS design and process technologies The PZ5032 CPLD Com plex Program mable Logic Device is the first in a fam ily of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz5032erase/prog5032tqfp44ot376-1+15032-7b PDF

    Contextual Info: INTEGRATED CIRCUITS PZ3032A/PZ3032D 32 macrocell CPLD with enhanced clocking Preliminary specification 1998 Jul 20 IC27 Data Handbook Philips Semiconductors PHILIPS Philips Sem iconductors Prelim inary specification 32 macrocell CPLD with enhanced clocking


    OCR Scan
    pz3032a/pz3032d PDF

    Power and Industrial Semiconductors

    Contextual Info: Philips Semiconductors Product specification 64 macrocell CPLD PZ3064 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CMOS design and process technologies The PZ3064 CPLD Complex Programmable Logic Device is the second in a family of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz306450mhz19951c44-pin+468-pin84-pin100-pinpower and industrial semiconductors PDF

    1893 Flip-Flop

    Abstract: PZ506410A84
    Contextual Info: Philips Semiconductors Product specification 64 macrocell CPLD PZ5064 FEATURES DESCRIPTION • Industry's first TotalCMOS PLD - both CMOS design and process technologies The PZ5064 CPLD Complex Programmable Logic Device is the second in a family of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz506450mhz19951c44-pin+568-pin84-pin100-pin1893 flip-floppz506410a84 PDF

    signal path designer

    Contextual Info: FINAL COM’L: -10 PALLV16V8-10 Advanced Micro Devices Low-Voltage 20-Pin EE CMOS Universal Programmable Array Logic DISTINCTIVE CHARACTERISTICS • Low-voltage operation, 3.3 V JEDEC compatible ■ Programmable output polarity — Vcc = +3.0 V to +3.6 V ■ Pin and function compatible with all 20-pin


    OCR Scan
    pallv16v8-1020-pinpal16r8pal10h8+1signal path designer PDF

    PAL 007 E

    Abstract: PAL 007 c PAL 007 B pal 007 PZ5032-10BC pal 002 PAL 007 A PZ3032 PZ5032 PZ5032-10A44
    Contextual Info: Philips Sem iconductors Product specification 32 macrocell CPLD PZ5032 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CMOS design and process technologies The PZ5032 CPLD Complex Program mable Logic Device is the first in a family of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz503250mhzot376-1pal 007 e+8pal 007 cpal 007 bpal 007pz5032-10bcpal 002pal 007 apz3032pz5032-10a44 PDF

    pal 002

    Abstract: philips tea 1090 PZ3128 PZ5128 PZ5128-S10A84 PZ5128-S10BB1 PZ5128-S10BP PZ5128-S12A84 PZ5128-S12BB1 PZ5128-S12BP
    Contextual Info: Philips Sem iconductors Product specification 128 macrocell CPLD PZ5128 Table 1. PZ5128 Features FEATURES • Industry’s first TotalCMOS PLD - both CMOS design and process technologies PZ5128 Usable gates • Fast Zero Power FZP™ design technique provides ultra-low


    OCR Scan
    ot322-2m0112dd1pal 002philips tea 1090+8pz3128pz5128pz5128-s10a84pz5128-s10bb1pz5128-s10bppz5128-s12a84pz5128-s12bb1pz5128-s12bp PDF

    PAL 007 E

    Abstract: PAL 007 B PAL 007 A pal 002 pal 007 PAL 007 c PAL 007 diagrams PZ3032 PZ3032-10A44 PZ3032-12A44
    Contextual Info: Philips Sem iconductors Product specification 32 macrocell CPLD PZ3032 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CMOS design and process technologies The PZ3032 CPLD Complex Program mable Logic Device is the first in a family of Fast Zero Power (FZP™) CPLDs from Philips


    OCR Scan
    pz303250mhzot376-1pal 007 e+8pal 007 bpal 007 apal 002pal 007pal 007 cpal 007 diagramspz3032-10a44pz3032-12a44 PDF

    Contextual Info: INTEGRATED CIRCUITS m m s ^ e eI It Xilinx has acquired the entire Philips CoolRunrter Low Power CPLD Product Family, For more technical or sales informatiorij please see: www.xilinx.com XCR3032C 32 macrocell CPLD with enhanced clocking Product specification


    OCR Scan
    xcr3032cot376-1 PDF