0DQ12D Search Results
0DQ12D Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: Embedded Controller Features • PowerPC RISC CPU core and instruction set architecture • Pipelined CPU core runs at up to 4X the external bus clock rate • Separate instruction cache and write-back/ write-through data cache, both two-way setassociative |
OCR Scan |
32-bit401gf0dq12d |