0037A Search Results
0037A Price and Stock
ITT Interconnect Solutions 115409-0037-AWConn MIL-C-26482 Circular PIN 3 POS Crimp ST Cable Mount 3 Terminal 1 Port |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
115409-0037-AW |
|
Buy Now | ||||||||
ITT Interconnect Solutions 121085-0037-ACircular Connector - Box Mount - Contact Arrangement: 12SA10 - Sockets - Bayonet Coupling - Endbell w/Clamp & Bushing |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
121085-0037-A |
|
Buy Now | ||||||||
ITT Interconnect Solutions 121224-0037-ACircular Connector - Cable Mount - Contact Arrangement: 20A9 - Sockets - Bayonet Coupling - Endbell w/Clamp & Bushing |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
121224-0037-A |
|
Buy Now | ||||||||
United Chemi-Con Inc 124586-0037AThe 124586-0037A is a RoHS-compliant 3-foot mounting bracket designed for Vishay's Powerlytic® large can aluminum capacitors. |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
124586-0037A |
|
Buy Now | ||||||||
|
124586-0037A |
|
Buy Now | ||||||||
ITT Interconnect Solutions 121531-0037-ACircular Connector - Straight Plug - Contact Arangement: 20-48 - Sockets - Bayonet Coupling - Endbell w/Cable Clamp |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
121531-0037-A |
|
Buy Now | ||||||||
0037A Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
prog32
Abstract: ARM600 ARM8 ARM810 ARM7100 0037A Arm610 300D ARM700 ARM710
|
Original |
26-bitprog32arm600arm8+7 | |
murata REEL label
Abstract: ECASD40G157M016 733W murata label murata bar code on the label ECASD40D157M009K00
|
Original |
jcpy1-0037a0f082bmurata reel labelecasd40g157m016+4 | |
NJM2123
Abstract: threshold switch HJM2123D NJM2112 NJM2120 NJM2123V SSOP16
|
OCR Scan |
njm2123njm2112njm2120threshold switch+3 | |
|
Contextual Info: ispLSI 3256 High Density Programmable Logic Functional Block Diagram A1 OR Array A2 A3 B1 B2 B3 N C0 C1 C2 R D Q F1 Twin GLB F0 D Q E3 D Q E2 D Q E1 Global Routing Pool E0 C3 Output Routing Pool • 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE F2 D Q Array |
Original |
160-mqfp/32560212aisp/32563256-70lm160-pin+2 | |
PLSI 1016-60LJ
Abstract: PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT
|
Original |
1016e1032e20ters48-pin+11 | |
|
Contextual Info: FUJITSU SEMICONDUCTOR DATA SHEET DS07-13750-4E 16-bit Microcontroller CMOS F2MC-16LX MB90920 Series MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/ MB90F924NC/F924NCS/V920-101/V920-102 • DESCRIPTION The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control. |
Original |
ds07-13750-4e16-bitf2mc-16lxmb90920+3 | |
|
Contextual Info: KS7212 TIMING & SYNC. GENERATOR FOR B/W CCD GENERAL DESCRIPTION The KS7212 is a CMOS integrated circuit designed for making various timing pulses for B/W CCD camera. FEATURES - Compatible with both EIA and CCIR mode EIA: KC73125(U -M, CCIR : KC73129(U)-M) |
OCR Scan |
ks7212kc73125kc7312906992mhz+3 | |
|
Contextual Info: Latticc ispLSI 3256 ; ; ; Semiconductor •■■ Corporation High Density Programmable Logic Functional Block Diagram Features HIGH-DENSITY PROGRAMMABLE LOGIC — 1281/0 Pins — 11000 PLD Gates — 384 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State |
OCR Scan |
160-m0212aisp/32563256-70lm160-pin+1 | |
92CZ
Abstract: 6192F BC116
|
OCR Scan |
50mhz6192ff-70lm6192ff-50lm6192sm-70lm+7 | |
Z80A CPU
Abstract: Z80A Z80A/B
|
OCR Scan |
1000h003717bz80a cpuz80a+1 | |
DSP56000 motorola
Abstract: DSP56000UM DSP56000 DSP56001
|
Original |
dsp56000dsp56000 motoroladsp56000umdsp56001 | |
HIGHWAY 08 20 PIN IC PIN DIAGRAMContextual Info: Preliminary Data Sheet August 1998 microelectronics group Lucent Technologies Bell Labs Innovations ^ TTSI1K16T 1024-Channel, 16-Highway Time-Slot Interchanger Features Applications • Sixteen full-duplex, serial time-division multiplexed TDM highways. |
OCR Scan |
ttsi1k16t1024-channel16-highwayds98-290tic+4 | |
si3256Contextual Info: ispLSI 3256 High Density Programmable Logic Functional Block Diagram A0 A1 OR Array A2 A3 B3 N C0 C1 C2 R F2 D Q F1 Twin GLB F0 D Q D Q E3 E2 D Q E1 Global Routing Pool E0 C3 Output Routing Pool • 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE D Q D Q Array |
Original |
160-mqfp/3256160-pin041a-08isp/32563256-70lm+3 | |
w584
Abstract: V068
|
OCR Scan |
0212aisp/32563256-70lm160-pin3256-70lg+5 | |
|
|
|||
LT3973-3.3
Abstract: MARKING C114 MARKING C124 ceramic capacitor 103 kck C114 C062k105 kck capacitor M390 1553 J200V MIL-PRF-3901
|
Original |
mil-c-11015mil-prf-39014lt3973-3.3marking c114+8 | |
lattice 1996Contextual Info: Specifications ispLSI and pLSI 6192 ® ispLSI and pLSI 6192 High Density Programmable Logic with Dedicated Memory and Register/Counter Modules — 96 I/O Pins with Input Registers — Security Cell Prevents Unauthorized Design Copying Features • A FAMILY OF HIGHLY INTEGRATED, CELL-BASED, |
Original |
25000-gate50mhzlattice 1996 | |
|
Contextual Info: Lattica ispLSI 3256 ;Semiconductor I Corporation High Density Programmable Logic Functional Block Diagram Features HIGH-DENSITY PROGRAMMABLE LOGIC — 128 1/0 Pins — 11000 PLD Gates — 384 Registers — High Speed Global Interconnect — W ide Input Gating for Fast Counters, State |
OCR Scan |
160-mqfp/32563256-70lm160-pin3256-50lm+1 | |
TAA 141
Abstract: TAA141 6192F SEL02
|
Original |
25000-gate50mhz208-mqfp/6192sm6192ff-70lm+10 | |
|
Contextual Info: Spansion Analog and Microcontroller Products The following document contains information on Spansion analog and microcontroller products. Although the document is marked with the name “Fujitsu”, the company that originally developed the specification, Spansion |
Original |
||
logic gates pin configurationContextual Info: Specifications ispLSI 3256 ispLSI 3256 High Density Programmable Logic Functional Block Diagram • HIGH PERFORMANCE E CMOS TECHNOLOGY — fmax = 77 MHz Maximum Operating Frequency — tpd = 15 ns Propagation Delay — TTL Compatible Inputs and Outputs |
Original |
logic gates pin configuration | |
k5r 105k
Abstract: C824 105k K5R transistor c114 K5R 104m military capacitor m390 C522G5 c829 equivalent K5U 104m M39014 1- 1553 104k
|
Original |
f-3101dgr900mil-prf-123f-3054+12 | |
|
Contextual Info: ispLSI 6192 Lattica High Density Programmable Logic with Dedicated Memory and Register/Counter Modules \Semiconductor i Corporation — 96 I/O Pins with Input Registers — Security Cell Prevents Unauthorized Design C opy ing Features A FAMILY OF HIGHLY INTEGRATED, CELL-BASED, |
OCR Scan |
25000-gate6192ff-70lm6192ff-50lm6192sm-70lm+4 | |
Mys 99 178
Abstract: MYS 99 cj1w-cort21 NT31C-ST143-Ev3 MYS 99 133 E5CS-R1KJ 8203-M TL-X1R 4503m st MYS 99 102
|
Original |
aa994896g2a-m18ks08-wp-c11234c11pfa+16 | |
diode V105
Abstract: v149 001C0 v248 003C6 v69 101 0038A 2777 diode v237 V199
|
Original |
eb372/deb372cpu16-basedcpu16-+10 | |