00001H Search Results

Contextual Info: 8 Bit Microcontroller TLCS-870/X Series TMP88CH41NG The information contained herein is subject to change without notice. 021023_D TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and

Contextual Info: 8 Bit Microcontroller TLCS-870/X Series TMP88CH41UG Revision History Date Revision 2007/7/24 1 First Release Table of Contents TMP88CH41UG 1.1 1.2 1.3 1.4 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Socket S1g1

Abstract: AMD Turion 64 Mobile Technology AM2 amd amd AM2 opteron pin package HTC B834 Socket S1g1 Processor Functional AMD SEMPRON 3000 socket 754 DIAGRAM SEMPRON Socket 754 AM2 31117 CMPXCHG16B
Contextual Info: BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors Publication # 32559 Revision: 3.16 Issue Date: November 2009 2005-2009 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices,

ADS1605

Abstract: ADS1606 ADS1625 ADS1625I ADS1626 TMS320C6000 TQFP-64
Contextual Info: ADS1625 ADS1626 SBAS280E − JUNE 2003 − REVISED MAY 2007 18ĆBit, 1.25MSPS AnalogĆtoĆDigital Converter FEATURES D Data Rate: 1.25MSPS D Signal-to-Noise Ratio: 93dB D Total Harmonic Distortion: −101dB D Spurious-Free Dynamic Range: 103dB D Linear Phase with 615kHz Bandwidth

Contextual Info: Advance Data Sheet September 1999 LU3X31T-T64 Single-Port 3 V 10/100 Ethernet Transceiver TX Overview The LU3X31T-T64 is a fully integrated 10/100 Mbits/s physical layer device with an integrated transceiver. It is provided in a 64-pin TQFP package with low-power operation and powerdown

Contextual Info: 8 Bit Microcontroller TLCS-870/X Series TMP88F846UG 2009 TOSHIBA CORPORATION All Rights Reserved Revision History Date Revision 2008/2/8 1 First Release 2009/9/3 2 Contents Revised Table of Contents TMP88F846UG 1.1 1.2 1.3 1.4

Contextual Info: W28J320B/T 32M 2M x 16/4M × 8 BOOT BLOCK FLASH MEMORY Table of Contents1. GENERAL DESCRIPTION. 3 2. FEATURES . 3

Contextual Info: 8 Bit Microcontroller TLCS-870/X Series TMP88FH41UG 2009 TOSHIBA CORPORATION All Rights Reserved Revision History Date Revision 2008/2/7 1 First Release 2009/9/3 2 Contents Revised Table of Contents TMP88FH41UG 1.1 1.2 1.3 1.4

DSP101

Abstract: 74HC163 DSP202
Contextual Info: D SP DSP101 DSP102 102 D SP 101 www.ti.com DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS FEATURES DESCRIPTION ● ZERO-CHIP INTERFACE TO STANDARD DSP ICs: AD, AT&T, MOTOROLA, TI ● SINGLE CHANNEL: DSP101 ● DUAL CHANNEL: DSP102 Two Serial Outputs or Cascade to Single

3BL DBM

Abstract: 567 tone MODEL 2510 MICROPHONE CT8015 CT8015A11 DSP GROUP
Contextual Info: D S P G R O U P , TrueSpeech DSVD Co-Processor I NC . Introduction Features The CT8015 is a TrueSpeech co-processor capable of performing full duplex compression and de-compression functions for DSVD Digital Simultaneous Voice and Data Modems while maintaining M icrosoft Sound System 2.0 and

LHF00L31

Contextual Info: PRELIMINARY PRODUCT SPECIFICATION Integrated Circuits Group LHF00L31 Flash Memory 16Mbit 1Mbitx16 (Model Number: LHF00L31) Spec. Issue Date: May 25, 2004 Spec No: FM045026 LHF00L31 • Handle this document carefully for it contains material protected by international copyright law. Any reproduction,

ADS1605

Abstract: ADS1606 ADS1625 ADS1625I ADS1626 TMS320C6000 TQFP-64
Contextual Info: ADS1625 ADS1626 SBAS280B − JUNE 2003 − REVISED NOVEMBER 2003 18ĆBit, 1.25MSPS AnalogĆtoĆDigital Converter FEATURES D D D D D D D D D D D D DESCRIPTION Data Rate: 1.25MSPS The ADS1625 and ADS1626 are high-speed, high-precision, delta-sigma analog-to-digital converters ADCs with 18-bit

Contextual Info: Advance Data Sheet November 1999 LU3X32FT Two-Port 3 V 10/100 Ethernet Transceiver TX/FX Overview The LU3X32FT is a fully integrated two-port 10 Mbits/s/100 Mbits/s physical layer device with transceiver. This part was designed for 10 Mbits/s/ 100 Mbits/s applications where board space, cost,

TMP-88

Abstract: BUT32
Contextual Info: TO SHIBA TM P88C K48/M48 OPERATION 1. CPU Core Functions The CPU core consists of the CPU, system clock control circuit, and interrupt control circuit. This chapter describes the CPU core, program memory, data memory and the reset circuit. 1.1 Memory Address Map

Contextual Info: 1.2-inch 31 mm 8 x 8 Dot Matrix LED Display D-N9812, D-K9812, & DEGK9812 Series The 9812 group of dot matrix displays is the smallest 8 x 8 matrix. The DEGK9812 is also the smallest pitch bi-color display available with a dot-to-dot distance of four millimeters.

Contextual Info: I P ^ iU ö Ä Ä f in te i 28F008SA 8-MBIT 1-MBIT x 8 F la s h F ile T M MEMORY Extended Temperature Specifications Included High-Density Symmetrically Blocked Architecture — Sixteen 64-Kbyte Blocks Very High-Performance Read — 85 ns Maximum Access Time

Contextual Info: in te i ADVANCE INFORMATION 28F016XS 16-MBIT 1 MBIT x 16, 2 MBIT x 8 SYNCHRONOUS FLASH MEMORY • Effective Zero Wait-State Performance up to 33 MHz — Synchronous Pipelined Reads ■ SmartVoltage Technology — User-Selectable 3.3V or 5V V cc — User-Selectable 5V or 12V Vpp

Contextual Info: intJ. 2-MBIT 128K x 16, 256K x 8 LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY 28F200BL-T/B, 28F002BL-T/B m Low Voltage Operation for Very Low Power Portable Applications — Vcc = 3.0V-3.6 V • Automatic Power Savings Feature — 0.8 mA Typical Ice Active Current in

Contextual Info: in tj 2-MBIT 128K x 16, 256K x 8 BOOT BLOCK FLASH MEMORY FAMILY 28F200BX-T/B, 28F002BX-T/B • x8/x16 Input/Output Architecture — 28F200BX-T, 28F200BX-B — For High Performance and High Integration 16-bit and 32-bit CPUs ■ x8-only Input/Output Architecture

Contextual Info: 28F400BX-T/B, 28F004BX-T/B 4 MBIT 256K x16, 512K x8 BOOT BLOCK FLASH MEMORY FAMILY • x8/x16 Input/Output Architecture — 28F400BX-T, 28F400BX-B — For High Performance and High Integration 16-bit and 32-bit CPUs ■ Very High-Performance Read — 60/80 ns Maximum Access Time

Contextual Info: in te i 1-MBIT 128K X 8 BOOT BLOCK FLASH MEMORY 2 8 F 0 0 1 B X -T /2 8 F 0 0 1 B X -B /2 8 F 0 0 1 B N -T /2 8 F 0 0 1 B N -B • High-Integration Blocked Architecture — One 8 KB Boot Block w/Lock Out — Two 4 KB Parameter Blocks — One 112 KB Main Block

Contextual Info: P R is y iif iiO K iÆ in r in ie l VE28F008 8 MBIT (1 MBIT x 8 FLASH MEMORY • High-Density Symmetrically Blocked Architecture — Sixteen 64 Kbyte Blocks Very High-Performance Read — 95 ns Maximum Access Time ■ Avionics Temperature Range 40°C to + 125°C

Contextual Info: in te l A28F400BX-T/B 4-MBIT 256K x16, 512K x8 BOOT BLOCK FLASH MEMORY FAMILY Automotive x8/x16 Input/Output Architecture — A28F400BX-T, A28F400BX-B — For High Performance and High Integration 16-bit and 32-bit CPUs Optimized High Density Blocked Architecture

Contextual Info: in te l A P iM ! O M IR S K E fflA T r iK S lR ] DD28F032SA 32-MBIT 2 MBIT X 16, 4 MBIT X 8 FlashFile MEMORY • User-Selectable 3.3V or 5V Vcc ■ User-Configurable x8 or x16 Operation ■ 70 ns Maximum Access Time ■ 0.43 MB/sec Write Transfer Rate