NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: 32 The reference design XAPP267 XAPP267.zip is available for 8-bit, 16-bit, and 32-bit parity generation , Parity8_gen.vhd, .v Parity generation for 8-bit data Parity16_gen.vhd, .v Parity generation for 16-bit , check for 8-bit data Parity16_chk.chd, .v Parity check for 16-bit data Parity32_chk.vhd, .v , This application note specifically covers 8-bit, 16-bit, and 32-bit parity checks. The design , for the parity validation block. DATA_IN CLK DATA_OUT Block RAM RESET Parity Checker ... | Original |
4 pages, |
RAMB16 verilog code parity 4 bit parity generator using gates RAMB16s vhdl code for parity checker vhdl code for 3 bit parity checker XAPP267 vhdl code for 9 bit parity generator vhdl code for a 9 bit parity generator vhdl code for 8-bit parity generator vhdl code for 8-bit parity checker datasheet abstract |
|
|||
| Abstract: Schematic/PHDL Design Flow for Philips CPLDs PS74688 PS74688 AN074 AN074 8-bit magnitude comparator PS744080 PS744080 , , synchrouous reset PS74163 PS74163 Presettable 4-bit binary counter, synchronous reset PS74164 PS74164 8-bit serial in, parallel out shift register PS74166 PS74166 8-bit parallel in, serial out shift register PS74174 PS74174 , 8-bit universal shift register, 3-state PS7430 PS7430 8-input NAND gate PS7432 PS7432 Quad 2-input OR , pinout PS74583 PS74583 4-bit BCD full adder with fast carry PS74594 PS74594 8-bit shift register with output ... | Original |
20 pages, |
PS74594 PS74583 PS74191 ORCAD BOOK ND12 vhdl code for 3 bit parity checker vhdl code for BCD to binary adder vhdl code for 8-bit parity checker PS74154 vhdl code for 8 bit shift register vhdl code for 4-bit counter design BCD adder pal PS74157 AN074 AN074 abstract |
|
|||
| Abstract: PS74688 PS74688 AN071 AN071 8-bit magnitude comparator PS744080 PS744080 16-bit even/odd parity generator/checker , generator/checker PS74283 PS74283 4-bit binary full adder with fast carry PS74299 PS74299 8-bit universal shift , Presettable 4-bit binary counter, synchronous reset PS74164 PS74164 8-bit serial in, parallel out shift register PS74166 PS74166 8-bit parallel in, serial out shift register PS74174 PS74174 Hex D-type flip-flop with reset , adder with fast carry PS74594 PS74594 8-bit shift register with output register PS74595 PS74595 8-bit ... | Original |
44 pages, |
vhdl code for 8 bit odd parity checker 32 bit carry select adder in vhdl altera manchester vhdl code for 8-bit parity checker AN071 vhdl manchester data flow vhdl code for ripple counter vhdl code for 8-bit BCD adder vhdl code for demultiplexer vhdl code for 8-bit serial adder vhdl code for BCD to binary adder AN071 abstract |
|
|||
| Abstract: (Logic Elements) (2) Performance (2) (MHz) Performance (Mbits/Second) 318 8-bit wide input , 896 32 > 125 > 125 16-bit wide input 39 75 1,200 8-bit wide input 24 100 , cyclic redundancy code (CRC) generator and checker Optimized for the FLEX® device architecture , Function Parameterized CRC Generator/Checker Data Sheet Table 3. Parameters for Various Standard CRC , original data stream. Similar to parity checking, CRC encoding is a method of generating a code to verify ... | Original |
8 pages, |
crc-16 implementation CRC-16 CRC-32 CRC-16 ccitt CBF43926 vhdl code CRC32 vhdl code CRC 32 04C11DB7 CRC Generator/Checker h8005 Cyclic Redundancy Check simulation CRC 8 Generator/Checker vhdl code CRC datasheet abstract |
|
|||
| Abstract: Configurable 8-bit or 16-bit Data Bus 16-bit Wide Internal Data Path Full-duplex Operation in Gigabit Mode , Fully Tested · Code coverage analyzed · Tested for routability and consistent performance · Tested , Configuration Space Parity Generator and Checker Interface Control Error Reporting Configuration , Designs · Parameterizable · Free "no-risk" evaluations · Easily integrated into VHDL or Verilog projects · Standardized license agreement High Coding Standards · Reuse Methodology Manual · Coded for ... | Original |
4 pages, |
vhdl code scrambler vhdl code for parity checker embedded system projects free fpga vhdl code for 8-bit parity checker ORLI10G AUTOMATIC TRANSMISSION GEARBOXES scrambler solomon vhdl code for 3 bit parity checker vhdl code for 8-bit parity checker ieee embedded system projects free datasheet abstract |
|
|||
| Abstract: megafunction is a high-performance, 8-bit microprocessor. This megafunction is functionally based on the , Code-compatible with the Rockwell R65C02 R65C02 70 instructions, 210 opcodes, 15 addressing modes 8-bit ALU with binary , instructions, 10 addressing modes 8-bit ALU with binary and decimal arithmetic 64-Kbyte addressing capability , is an 8-bit microcontroller with one serial port and two 16-bit timer/counter channels. The M8051 M8051 , EXcore-S080 Package The EXcore-S080 package includes a Z80 function-compatible 8-bit CPU megafunction and ... | Original |
99 pages, |
SIS 661 vhdl code 32 bit processor 68000 4 tap fir filter based on mac vhdl code vhdl code for dFT 32 point 8254 vhdl 8 bit fir filter vhdl code USART 8251 interfacing VHDL CODE FOR HDLC controller vhdl code for voice recognition 8251 intel microcontroller architecture verilog code for iir filter datasheet abstract |
|
|||
| Abstract: Mixed-Signal Macros A/D Converters · 8-bit: 50 MS/s high-speed 3.3V · 8-bit: 25 MS/s high-speed 3.3V · 8-bit: 1 MS/s 3.3V D/A Converters · 10-bit: 30 MS/s 3.3V · 8-bit: 50 MS/s 3.3V · 8-bit: 1 MS/s , , proven design flow and a quick time to market. Mixed-Signal Macros A/D Converters · 8-bit: 50 MS/s high-speed 3.3V · 8-bit: 25 MS/s high-speed 3.3V · 8-bit: 1 MS/s 3.3V D/A Converters · 10-bit: 30 MS/s 3.3V · 8-bit: 50 MS/s 3.3V · 8-bit: 1 MS/s 3.3V Multiplier Compiler · Multiplicand (m): 4 m 32 · ... | Original |
112 pages, |
MB90F245 LVDS connector 20 pins LCD FUJITSU schematic adsl modem board TS2000 Tv Diagram sharp inch we 3005 IC 567 pll 8pin PC MOTHERBOARD SERVICE MANUAL 865 Interface Aerea GSM 900 1800 Mhz mb507 JTag Emulator MB90F497 TBA 129-5 Millbrook BGA datasheet abstract |
|
|||
| Abstract: Pattern Generator Data Width 16 Bits [7:0] 8B/10B 8B/10B ON 8-bit 8B/10B 8B/10B character transmitted , : bit[7:0] is a K-character 0: bit[7:0] is a data character 8-bit pattern transmitted second Data Width 32 Bits 8B/10B 8B/10B ON 8-bit 8B/10B 8B/10B character transmitted last 8B/10B 8B/10B OFF [9] [17 , transmitted first (Not Used) 8-bit 8B/10B 8B/10B character transmitted first Data Width 40 Bits 8-bit , ) Data Width 20 Bits 10-bit pattern transmitted third (Not Used) (Not Used) 8-bit pattern ... | Original |
43 pages, |
PPC405 GT11 CHN 535 Virtex-4 serdes XAPP713 ug070 vhdl code 8 bit LFSR 64b/66b encoder vhdl code scrambler prbs using lfsr prbs pattern generator lfsr galois vhdl code 16 bit LFSR vhdl code for 16 prbs generator datasheet abstract |
|
|||
| Abstract: the 8B/10B 8B/10B code.) This code converts normal 8-bit bytes into 10-bit transmission characters. While , clock (CKW). The data consists of an 8-bit data byte, a single control line (CTXC0), and a parity bit. , transmit path. Here an 8-bit input command is decoded into a 4-bit command field (with the upper four , ESCON ordered sets. The VHDL source code for this function is listed in Appendix D. Odd parity is , transmit data bus t_CRC); - 8-bit transmit CRC output vector t_CRC_reset ... | Original |
27 pages, |
k286 CY7B933 CY7B923 AN1274 CY7B923/CY7B933 AN1274 abstract |
|
|||
| Abstract: /10B code.) This code converts normal 8-bit bytes into 10-bit transmission characters. While this , into a 10-bit register on each rising edge of the transmit clock (CKW). The data consists of an 8-bit , transmit path. Here an 8-bit input command is decoded into a 4-bit command field (with the upper four , ordered sets. The VHDL source code for this function is listed in Appendix D. Odd parity is generated , onto bus t_data, - transmit data bus t_CRC); - 8-bit transmit CRC output vector t_CRC_reset ... | Original |
28 pages, |
vhdl code for 8 bit odd parity checker CY7B933 CY7B923 rxq6 datasheet abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| distributors, and our manufacturing partners, welcome to our 1996 Data Book, and thank you for your interest in CPLDs. The recently-introduced XACTstep v6 and Foundation series products have set a new standard for 333540 (United Kingdom) 8 data bits, no parity, 1 stop XDOCS E-mail Document Server: xdocs assume responsibility for the use of any circuitry described herein other than circuitry entirely advise any user of this text of any correction if such be made. Xilinx will not assume any liability for www.datasheetarchive.com/download/90212243-999460ZC/dbookold.zip (DBOOKOLD.PDF) |
Xilinx | 07/09/1996 | 10340.01 Kb | ZIP | dbookold.zip |