500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
OMAP1610 Texas Instruments Applications Processor visit Texas Instruments
OMAP1611 Texas Instruments Applications Processor visit Texas Instruments
XAM437XBZDN100 Texas Instruments RISC PROCESSOR visit Texas Instruments
OMAP310 Texas Instruments Applications Processor visit Texas Instruments
XAM437XBZDN Texas Instruments RISC PROCESSOR visit Texas Instruments
AM3356ZCZD60 Texas Instruments RISC PROCESSOR visit Texas Instruments

v20 single purpose processor

Catalog Datasheet MFG & Type PDF Document Tags

Infineon Tricore TC1797

Abstract: tc1797 Application Note, V2.0, October 2008 AP32120 TC1797 SENT Receiver with SPC support (CPU & PCP , last revision) V2.0 We Listen to Your Comments Any information within this document that you , : mcdocu.comments@infineon.com Application Note 3 V2.0, 2008-10 AP32120 SENT Receiver with SPC support Table of , .27 Application Note 4 V2.0, 2008-10 AP32120 SENT Receiver with SPC support Scope 1 Scope , . Have fun with Infineon's SENT receiver! 1 Single Edge Nibble Transmission (SENT) refers to the
Infineon Technologies
Original
Infineon Tricore TC1797 SAE J2716 protocol SAE-J2716 J2716 J2716 microcontroller Infineon Tricore TC1797 gpta

SAF-TC11IB-64D96E

Abstract: p3x btr User's Manual, V2.0, Sep. 2003 TC11IB System Units 32-Bit Single-Chip Microcontroller , health of the user or other persons may be endangered. User's Manual, V2.0, Sep. 2003 TC11IB , suspended BTP should be bit 19, not 18 V2.0 We Listen to Your Comments Any information within this , . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-18 General Purpose Timer , . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-26 2 TC11IB Processor Architecture
Infineon Technologies
Original
SAF-TC11IB-64D96E p3x btr Hitachi DSA00319 B.A. private examination 2011 diagrams hitachi ecu manual 1746 D-81541 IB-64D96E Q67121C2346 AP326111 AP3203011 2002-07/V1
Abstract: MicroBlaze processor. Design Implementation Design Tools The FSL V20 design is implemented in VHDL. XST , LogiCORE IP Fast Simplex Link (FSL) V20 Bus (v2.11f) DS449 December 18, 2012 Product Specification Introduction LogiCORE IP Facts The LogiCOREâ"¢ IP FSL V20 Fast Simplex Link (FSL) Bus is , interface is available on the Xilinx MicroBlazeâ"¢ processor. The interfaces are used to transfer data to and from the register file on the processor to hardware running on the FPGA. Core Specifics Xilinx
Original

vhdl synchronous bus

Abstract: LogiCORE IP Fast Simplex Link (FSL) V20 Bus (v2.11e) DS449 October 19, 2011 Product Specification Introduction The LogiCORETM IP FSL V20 Fast Simplex Link (FSL) Bus is a uni-directional point-to-point , implementing an interface to the FSL bus. The FSL interface is available on the Xilinx MicroBlazeTM processor. The interfaces are used to transfer data to and from the register file on the processor to hardware , October 19, 2011 Product Specification www.xilinx.com 1 LogiCORE IP Fast Simplex Link (FSL) V20
Xilinx
Original
vhdl synchronous bus

0202C

Abstract: ESPC merchantability, or fitness for purpose, are excluded. This document is intended only to assist the reader in , . 2-2 Changes between RVCT v2.0 and RVCT v1.2 . 2-3 , This preface introduces the RealViewTM Compilation Tools v2.0 Essentials Guide and other user , this book This book provides an overview of the RealView Compilation Tools (RVCT) v2.0 tools and , this chapter for details of the differences between RVCT v2.0, RVCT v1.2, and the ARM Developer Suite
ARM
Original
0202C ESPC dyna image CODE16

TC1766

Abstract: LMB 1028 User's Manual, V2.0, July 2007 TC1766 32-Bit Single-Chip Microcontroller Volume 1 (of 2 , endangered. User's Manual, V2.0, July 2007 TC1766 32-Bit Single-Chip Microcontroller Volume 1 (of 2 , Units Revision History: V2.0, 2007-07 Previous Version: V1.1 2005-08 Page Subjects (major changes , V2.0, 2007-07 TC1766 System and Peripheral Units (Vol. 1 and 2) TC1766 User's Manual Volume 1 (of 2) System Units & Volume 2 (of 2) Peripheral Units Revision History: V2.0, 2007-07 6-9
Infineon Technologies
Original
LMB 1028 cpu 414-4H apn 2054 CERBERUS ocds phase looked loop MTI LTC 010

lmb 1021

Abstract: marking code INFINEON User's Manual, V2.0, Aug. 2007 TC116x 32-Bit Single-Chip Microcontroller Volume 1 (of 2 , endangered. User's Manual, V2.0, Aug. 2007 TC116x 32-Bit Single-Chip Microcontroller Volume 1 (of 2 , Units Revision History: V2.0, 2007-08 Previous Version: V1.2 2006-10 Page Subjects (major changes , SBCU_ID is added. User's Manual V2.0, 2007-08 TC116x System and Peripheral Units (Vol. 1 and 2 , : V2.0, 2007-08 7-16 DFlash address of the Load Page Buffer Command is updated. 7-40, 7-41
Infineon Technologies
Original
lmb 1021 marking code INFINEON CERBERUS INTF3000 tb 1060 f022 CNC DRIVES TC116

arm assembly language

Abstract: ESPC applications that run on a single processor. However, you can purchase additional licenses to extend the , application program. A hardware debug target might be a single processor, or a development board containing , this book. Change History Date Issue Change September 2003 A RVDS Release v2.0 , merchantability, or fitness for purpose, are excluded. This document is intended only to assist the reader in , of the RealView Developer Suite v2.0 Components 2.1 2.2 2.3 Chapter 3 RealView Developer
ARM
Original
arm assembly language ETM10 L6238E

3310H transistor

Abstract: transistor sr52 Units User's Manual Revision History: 2001-02 Previous Version: Page V2.0 V1.0, 2000-11 , B-Step created for release purposes of the final version V2.0. 2) These versions for the A-Step , . . . . 1-19 General Purpose Timer Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-19 General Purpose Timer Array . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-21 , Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-26 2 TC1775 Processor
Infineon Technologies
Original
3310H transistor transistor sr52 IN60 PACKAGE P48ab ltcc TMS 2370
Abstract: can be available in a single Virtex-II Pro device. Functional Description: Processor Block , 0 Virtex-II Proâ"¢ Platform FPGAs: Functional Description R DS083-2 (v2.0) June 13, 2002 , Manual and the PPC405 Processor Block Manual. Rocket I/Oâ"¢ Multi-Gigabit Transceiver CLB Multipliers and Block SelectRAM â'¢ Processor Block DCM Advance Product Specification Embedded Rocket I/Oâ"¢ Multi-Gigabit Transceiver (MGT) Processor block containing embedded IBM® PowerPCâ"¢ 405 Xilinx
Original
DS083-1 XAPP290
Abstract: . It has the following features: · 48-pin 7mm x 7mm QFP package · Single chip with integrated USB 2.0 PHY · Serial EEPROM port · Serial port · Two General Purpose Timers · Watchdog Timer · 16 bit Processor · Programmable Read and Write widths · Optimum hardware controlled transfer for speed and , V2.0 spec media, enhancing the access space up to 32GBytes. Device Interfaces · MultiMediaCard/ MMC 4.0 1/ 4/ 8 bit Data bus support · Secure Digital Card/ Secure Digital HS/ Secure Digital V2.0 cards OnSpec Electronic
Original
20MB/ 18MB/ 52MB/

VDD06

Abstract: TX39 RISC Processor Description Development Tool Support The TMP3912U is a single-chip, highly , processor core with the necessary support logic and peripherals functions needed to develop a complete PDA solution. This highly integrated solution supports the Microsoft® WindowsTM CE v2.0 operating system that , Single cycle multiply/accumulate (MAC) for integrated DSP functions such as V.34 compatible 28.8Kbps , for Windows CE v2.0 applications is available from Toshiba On-Chip Peripherals · Clock generator
Toshiba
Original
R3000A VDD06 TX39 MIPS R3000A RC2160997 RC32160997

Turbo decoder Xilinx

Abstract: CRC lte LTE UL Channel Decoder v2.0 XMP024 June 24, 2009 Product Brief Introduction The Xilinx® LTE , supported by the core: · Transport Block-based configuration on a channel basis to minimize processor , requirements while still minimizing processor interaction · Code Block Reassembly Calculation - Internal , the core · Fully optimized for speed and area · Fully synchronous design using a single , provide efficient use of the FPGA and offers a low bandwidth interface to an external processor to
Xilinx
Original
Turbo decoder Xilinx CRC lte xilinx lte TURBO decoder LTE uplink TB lte redundancy version

P-BGA-388-2

Abstract: 15D1H interrupt trigger levels Data Sheet 31 V2.0, 2002-12 TC11IB General Purpose Timer Units , .3, 2002-09 V2.0 Page 76 78 81,82 Subjects (major changes since last revision) SDRAM data input setup , and time critical code · Independent Peripheral Control Processor (PCP) for low level driver support , On-Chip Peripheral Units ­ Two Multifunctional General Purpose Timer Units (GPTU0 & GPTU1) with three , Debug Support (OCDS) Data Sheet 1 V2.0, 2002-12 TC11IB · · · · Power Management System Clock
Infineon Technologies
Original
P-BGA-388-2 15D1H

ubx-g5010

Abstract: UBX-G5000-BT UBX-G5010, UBX-G5000/UBX-G0010 u-blox 5 Single Chips and Chipsets for GPS and GALILEO , the single chip and chipset versions of the high performance u-blox 5 positioning engine , Integrated LNA USB V2.0 GPIO DDC (I2C compatible.) Main Power TCXO or Crystal Optional RTC , (UBX-G5010) 2 UARTs (UBX-G5000) 1 USB V2.0 Full Speed 12 Mbit/s 1 DDC (I2C compliant) 1 SPI , Limits -40°C to 85°C Single Package Chipset 515 m/s (1000 knots) UBX-G5010: 56 Pin
u-blox
Original
UBX-G0010 UBX-G5000-BT IC 7447 PIN CONNECTION DIAGRAM 7447 pin configuration ic 7447 pin configuration UBX-G0010-QT IC 7447 PIN CONFIGURATION FIGURE G5-X-06042-A1

XC7K325TFFG900

Abstract: XC7K325TFFG900-2 28 AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet DS669 (v2.0) April 23, 2013 Product Specification Introduction The KC705 Embedded Kit MicroBlazeâ"¢ Processor , accesses processor functions directly. DS669 (v2.0) April 23, 2013 Product Specification , the KC705 MicroBlaze processor subsystem is shown in Figure 4. DS669 (v2.0) April 23, 2013 Product , ) are built around a MicroBlaze soft processor with various peripherals to enable embedded applications
Xilinx
Original
XC7K325TFFG900 XC7K325TFFG900-2 kintex7 XC7K325TFFG900 -2

memory stick pro duo pin

Abstract: Single chip with integrated USB 2.0 PHY · Serial EEPROM port · Serial port · Two General Purpose Timers · Watchdog Timer · 16 bit Processor · Programmable Read and Write widths · Optimum hardware , Supports CE-ATA · Support for SD V2.0 spec media, enhancing the access space up to 32GBytes. · OnSpec , MultiMediaCard/ MMC 4.0 1/ 4/ 8 bit Data bus support · Secure Digital Card/ Secure Digital HS/ Secure Digital V2.0 , products including liability or warranties relating to fitness for a particular purpose, merchantability
OnSpec Electronic
Original
memory stick pro duo pin
Abstract: 48-pin 16mm x 16mm QFP package Single chip with integrated USB 2.0 PHY Serial EEPROM port Serial port Two General Purpose Timers Watchdog Timer 16 bit Processor Programmable Read and Write widths , -bit media is 52MB/sec. Supports CE-ATA Support for SD V2.0 spec media, enhancing the access space up to , Digital HS/ Secure Digital V2.0 cards Memory Stick / Memory Stick PRO / Memory Stick HS / MS Duo Host , purpose, merchantability, or infringement or any patent, copyright or other intellectual property right OnSpec Electronic
Original

onspec

Abstract: · Single chip with integrated USB 2.0 PHY · Serial EEPROM port · Serial port · Two General Purpose Timers · Watchdog Timer · 16 bit Processor · Programmable Read and Write widths · Optimum , MMC 8-bit media is 52MB/sec. · Support for SD V2.0 spec media, enhancing the access space up to , / Secure Digital HS/ Secure Digital V2.0 cards · Memory Stick / Memory Stick PRO / Memory Stick HS / MS , purpose, merchantability, or infringement or any patent, copyright or other intellectual property right
OnSpec Electronic
Original
onspec 100MB

93CS66L

Abstract: LAD1 12v 8 pin relay PCI 9054 Data Book v2.0 © PLX , (PCI Master-to-Local Bus Access).3-9 vi PCI 9054 Data Book v2.0  , v2.0 © PLX Technology, Inc. All rights reserved. vii Contents 4.2.5.2.1. Continuous Burst Mode , Enables (J PCI 9054 Data Book v2.0 © PLX , Data Book v2.0 © PLX Technology, Inc. All rights reserved. ix Contents 7. Intelligent I/O (l20
-
OCR Scan
93CS66L LAD1 12v 8 pin relay PLX PCI9054 MC 9080 plx 9054 SD card V2.0 Physical Layer Spec 9054-SIL-DB-P1-2 USA/0899 LAD25 LAD24 LAD30 LAD23
Showing first 20 results.