500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
DP83867ERGZR Texas Instruments Extended Temperature Gigabit Ethernet PHY with SGMII 48-VQFN -40 to 105 visit Texas Instruments Buy
DP83867ERGZT Texas Instruments Extended Temperature Gigabit Ethernet PHY with SGMII 48-VQFN -40 to 105 visit Texas Instruments Buy
DP83867ISRGZT Texas Instruments Gigabit Ethernet PHY Customized for Harsh Industrial Environments with SGMII 48-VQFN -40 to 85 visit Texas Instruments Buy
DP83867CSRGZT Texas Instruments Low Power & Small Package Gigabit Ethernet PHY with SGMII 48-VQFN 0 to 70 visit Texas Instruments Buy
DP83867CSRGZR Texas Instruments Low Power & Small Package Gigabit Ethernet PHY with SGMII 48-VQFN 0 to 70 visit Texas Instruments Buy
DP83867ISRGZR Texas Instruments Gigabit Ethernet PHY Customized for Harsh Industrial Environments with SGMII 48-VQFN -40 to 85 visit Texas Instruments

sgmii 88E1111

Catalog Datasheet MFG & Type PDF Document Tags

88E6185

Abstract: marvell 88E6185 . 5-21 Marvell 88E1111 Ethernet PHY Configuration , of 1000Base-X to ports 0 and 1 of the backplane ­ 1 lane of SGMII to the front panel expansion , requirements for x4 serial RapidIO signals which use the SGMII pins. 5.1.3.1 Ethernet Connections , performs RGMII to SGMII conversion. A 10-port Marvell 88E6185 SGMII Ethernet switch then switches between , port of the Ethernet switch is connected to a front plane Ethernet port through a Marvell 88E1111. Due
Freescale Semiconductor
Original
88E1145 marvell 88E6185 Tsi578 marvell 88e1145 88E1111 PHY registers map Marvell PHY 88E1111 Datasheet MSC8144AMC-S MSC8144AMCSUM EL516 MSC8144 TSI578 88EE6185

r338

Abstract: 88E1111 marvell RGMII or SGMII: one 10/100/1000 BaseT RJ-45 interface using Marvell 88E1111 PHY â'" USB 2.0 port , SGMII 88E1111 GBE PHY MDC, MDIO RJ-45 Port MDIO PHY Address = 4 NOTE: By default, RGMII is , Marvellâ"¢ 88E1111 PHY in REVC board PowerQUICCâ"¢ MPC8313E Reference Design Board (RDB), Rev. 6 2 , PCI Bus eTSEC1 RGMII/ RGMII/SGMII Marvell PHY System Clock and USB Clock 128 Mbyte , /SGMII LEDs/status Buffers EEPROM Real-Time Clock I2C Bus LCD Connectors GPIO
Freescale Semiconductor
Original
r338 88E1111 marvell MPC8313ERDBUG C8313ERDBUG

Marvell PHY 88E1111 Datasheet

Abstract: 88E1111 SGMII 88E1111 GBE PHY MDC, MDIO RJ-45 Port MDIO PHY Address = 4 NOTE: By default, RGMII is , L2 switch, or selectable one 10/100/1000 BaseT RJ-45 interface using MarvellTM 88E1111 PHY in REVC , MPC8313E RDB Hardware · · · · · ­ eTSEC2, selectable RGMII or SGMII: one 10/100/1000 BaseT RJ-45 interface using Marvell 88E1111 PHY - USB 2.0 port: high-speed host/device - USB interface: selectable , Slot 3.3 V 32-Bit PCI Slot 33/66 MHz PCI Bus eTSEC1 RGMII/ RGMII/SGMII Marvell PHY
Freescale Semiconductor
Original
Marvell PHY 88E1111 layout sgmii 88E1111 VSC7385 Marvell rgmii layout guide sgmii marvell Marvell 88E1111 PC8313ERDBUG

88E1111

Abstract: Marvell PHY 88E1111 Datasheet 88E1111/ 88E1112 devices. · SGMII Physical Layer Interoperability testing of the LatticeSC and Marvell , sources · MDIO/MDC monitoring/control to both devices · SGMII interface between the 88E1111 and the , Oscillator 2 88E1111 PHY 88E1112 PHY SGMII MAC Device SMA Marvell 88E1112/1118 Evaluation , . In one direction, the 88E1112 part receives SGMII packets from the 88E1111 and sends it to the , LatticeSC/Marvell Serial-GMII (SGMII) Physical Layer Interoperability November 2006 Technical
Lattice Semiconductor
Original
marvell 88E1111 register RGMII 88E1118 Marvell PHY 88E1118 Marvell 88E1112 Marvell PHY 88E1112 sgmii specification ieee TN1127 1000M 1000BASE-SX SMB-2000 GX-1420B 88E1111/88E1112

88E1111

Abstract: 88E1118 88E1111/ 88E1112 devices. · SGMII Physical Layer Interoperability testing of the LatticeECP2M and Marvell , devices · An SGMII interface between the 88E1111 and the 88E1112 · An RJ45 connector for MDI access to , RJ45 88E1111 PHY On-board Oscillator 88E1112 PHY SGMII MAC Device SMA Marvell 88E1112 , receives SGMII packets from the 88E1111 and sends it to the LatticeECP2M board via SMAs on its SGMII , family offers users SGMII Physical Layer support and is fully inter-operable with Marvell 88E1111
Lattice Semiconductor
Original
88e111 88E1111 PHY registers 88e1111 SGMII mode 88E1111 "mdio registers" 88E1111 register SFP EVAL BOARD TN1133 1-800-LATTICE

Marvell 88e1111 register map

Abstract: 88E1111 config JTAG J12 SW1 RESET 12V J37 88E1111 Tri-Speed Ethernet MAC SGMII Registers 2 , Ethernet interoperability test between a LatticeECP3TM device and the Marvell 88E1111 PHY. Specifically, the document discusses the following topics: · Overview of LatticeECP3 devices and Marvell 88E1111 , SGMII) and CPRI. Transmit Preemphasis and Receive Equalization settings make the SERDES suitable for , -X PCS/TSMAC Reference Design Figure 1 describes the Tri-Speed Ethernet MAC/SGMII reference design
Lattice Semiconductor
Original
Marvell 88e1111 register map 88E1111 config 88E1111 register map 88E1111 registers 88E1111 jumbo Marvell PHY 88E1111 alaska register map 1000BASE-X TN1196 H00815 H00814 H00816 H00817

Marvell 88e1111 register map

Abstract: 88E1111 following topics: · Overview of LatticeECP3 devices and Marvell 88E1111 PHY · SGMII physical/MAC layer , transceiver for 1000BASE-T/SGMII media conversion applications. Additionally, the 88E1111 device may be used , Marvell 88E1111 PHY. This interoperability tests the correct processing of SGMII data from the 88E1111 PHY , design and 88E1111 registers. 9 LatticeECP3 Marvell SGMII Physical/MAC Layer Interoperability , LatticeECP3 Marvell SGMII Physical/MAC Layer Interoperability December 2009 Technical Note
Lattice Semiconductor
Original
Marvell PHY 88E1111 MDIO read write sfp Marvell PHY 88E111 alaska Marvell 88E1111 application note Marvell 88e111 Marvell PHY 88E1111 MDIO read write 88E1112 sGMII TN1197 BIT15 100BASE-T4 BIT14 100BASE-X-FD BIT13

88E1111

Abstract: 88E1111 "mdio registers" Marvell Alaska 88E1111 Single-Port Gigabit Ethernet Transceiver PRODUCT OVERVIEW The Marvell® Alaska® 88E1111 is a physical layer device containing a single Gigabit Ethernet (GbE) transceiver. The , standard CAT 5 unshielded twisted pair. Of Marvell's single-port GbE transceivers, the 88E1111 offers the most flexible Media Access Controller (MAC) interface options. The 88E1111 supports the Gigabit Media Independent Interface (GMII), the Reduced GMII (RGMII), the Serial GMII (SGMII), the Ten-Bit Interface (TBI
MARVELL
Original
Marvell PHY 88E1111 88E1111 RGMII config Marvell 88E1111 mdio sgmii marvell 88e1111 Marvell PHY 88E1111 alaska 88E1111 BCC package 1000BASE-T 100BASE-TX 10BASE-T 1000BASE-T/1000BASE-X 88E1111-002

Marvell 88e1111 register map

Abstract: MV-S100649-00 (Effective SGMII MAC) 88E1111 Device Gigabit Ethernet MAC MAC Interface Options - GMII - RGMII 3-Speed SFP Serial Interface - 4-pin SGMIII 88E1111 RGMII/GMII MAC to SGMII MAC Conversion , CONFIDENTIAL 88E1111 Datasheet Doc. No. MV-S100649-00, Rev. F December 3, 2004 7vu31zzfnua , NDond A# uc 02 tor, 13 In 03 c. 88E1111 Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver â'¢ â'¢ The 88E1111 device incorporates the Marvell Virtual Cable Testerâ"¢ (VCTâ
MARVELL
Original
Marvell PHY 88E1111 application note marvel phy 88e1111 reference design 88E1111 full 88E1111 GMII config 88e1111 reference design 88E1111 PHY register map

88E1111

Abstract: Marvell PHY 88E1111 layout Ethernet with SGMII Interface Features Compatible with specifications for IEEE 802.3z/Gigabit Ethernet , Auto-Negotiation follows IEEE 802.3u Clause 28 (1000BASE-T) and Cisco SGMII Spec. Compatible with the Cisco specification of SGMII interface. LCP-1250RJ3SR-S supports the SGMII interface without clock on MAC side , ) must enable SGMII auto-negotiation while LCP-1250RJ3SR-S is operated to setup the partner linking at , LCP-1250RJ3SR-L *note 2 Available LCP-1250RJ3SR-S *note 3 N/A 1000Base-X Yes SGMII
Delta Electronics
Original
88E1111 schematic 88E1111 GBIC SGMII Marvell PHY 88E1111 schematic Marvell 88E1111 specification Marvell PHY 88E1111 footprint 88E1111 mac address 10/100/1000M 1000B LCP-1250RJ3SR GBIC-1250RJ3SR 1250M AT24C01A/02/04/08/16

88E1111

Abstract: Marvell PHY 88E1111 Datasheet monitoring/control to both devices · An SGMII interface between the 88E1111 and the 88E1112 · An RJ45 , data occurs. In one direction, the 88E1112 part receives SGMII packets from the 88E1111 and sends it , a LatticeSCTM device and the MARVELL 88E1111/88E1112 devices. Specifically, this technical note discusses the following topics: · Overview of LatticeSC devices and MARVELL AlaskaTM Ultra 88E1111/ 88E1112 devices. · Gigabit Ethernet Physical Layer Interoperability testing of the LatticeSC and MARVELL 88E1111
Lattice Semiconductor
Original
Marvell PHY 88E1118 Datasheet 88E1112 reference design EVALUATION BOARD 88E1111 alaska ultra reference design marvell 88e111 alaska reference design 88E1112 board layout TN1120

Marvell PHY 88E1111 layout

Abstract: 88E1111 PHY registers supports both copper and Þber media simultaneously. The 88E1111 product supports the GMII, RGMII, SGMII , PHY (88E1111) MAC Interface Options: ¥ GMII/MII ¥ RGMII ¥ SGMII ¥ TBI ¥ RTBI ¥ Serial , Transceiver Solutions Alaska® Single-Port Gigabit Ethernet Transceiver 88E1111 PRODUCT , volume production. The Alaska single-port 88E1111 transceiver leads the industry with the lowest power , single-port 88E1111 product performs all of the physical layer (PHY) functions for half- and full-duplex
MARVELL
Original
88E1111 layout 88e1111 board layout 88e1111 phy mii 88E1111 and SFP applications 88e1111 mii sfp 88E1111 LINK10 LINK100 LINK1000 1000BASE-LX 88E1111-001

88E111* HWCFG_MODE

Abstract: sgmii marvell 88e1111 operation in the host system with SGMII interface (To be configured) z Compliant with industry standard RFT , SGMII interface with no clocks. The SGMII interface without clock is selected by setting HWCFG_MODE[3:0 , 1000Base-T 1000Mbps only LCP-1250RJ3SR-S *note3 N/A SGMII SGMII without clock 1000Base-T 10/100/1000Mbps , /1000 Base-T with SGMII interface by reconfiguration of the PHYwithin the SFP. 2. This part uses the SFP , . It can operate in 10/100/1000 Base-T with SGMII interface by reconfiguration of the PHY within the
Delta Electronics
Original
88E111* HWCFG_MODE Marvell+PHY+88E1111+schematic

88E1111 layout

Abstract: 88E1111 register operation in the host system with SGMII interface (To be configured) Compliant with industry standard RFT , SGMII interface with no clocks. The SGMII interface without clock is selected by setting HWCFG_MODE[3:0 , -T 1000Mbps only LCP-1250RJ3SR-S *note3 N/A SGMII SGMII without clock 1000Base-T 10/100/1000Mbps Notes: 1 , Base-T with SGMII interface by reconfiguration of the PHYwithin the SFP. 2. This part uses the SFP , . It can operate in 10/100/1000 Base-T with SGMII interface by reconfiguration of the PHY within the
Delta Electronics
Original
88E1111 current rj45 120 ohm connector
Abstract: with SGMII Interface Features Description The LCP-1250RJ3SR-S is 3.3V copper small form-factor , serial ID functionality Auto-Negotiation follows IEEE 802.3u Clause 28 (1000BASE-T) and Cisco SGMII , of SGMII interface. LCP-1250RJ3SR-S supports the SGMII interface without clock on MAC side Gigabit , via SFP 2-wire-interface Applications The system host (MAC) must enable SGMII auto-negotiation , -1250RJ3SR N/A LCP-1250RJ3SR-L Available LCP-1250RJ3SR-S N/A 1000Base-X Yes SGMII *note 1 Delta Electronics
Original
IEEE802 MIL-STD-883E R50032471 E239394

Marvell 88E1111 application note

Abstract: 88E1111 - GMII/MII - RGMII 88E1111 Device used in Fiber Application (Effective SGMII MAC) Gigabit , - 4-pin SGMIII 88E1111 RGMII/GMII MAC to SGMII MAC Conversion Doc. No. MV-S105540-00, Rev. A , 88E1111 Product Brief Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver Doc. No , Forward Faster 88E1111 Product Brief Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver , Document Classification: Proprietary Information October 10, 2013 88E1111 Product Brief Integrated
MARVELL
Original
88E1111 application note 88E1111-B2 -BAB-1I000 88E1111 Crystal Oscillator 88E1111 SGMII config marvell 88e1111 application design note Marvell+88E1111+application+note 88E1111-NDC2

Marvell+88E1111+application+note

Abstract: 88e1111 reference design /MII - RGMII 88E1111 Device used in Fiber Application (Effective SGMII MAC) Gigabit Ethernet , -pin SGMIII 88E1111 RGMII/GMII MAC to SGMII MAC Conversion Doc. No. MV-S105540-00, Rev. -Page 4 , 88E1111 Product Brief Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver Doc. No , Faster 88E1111 Product Brief Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver Document , Classification: Proprietary Information March 4, 2009, Advance 88E1111 Product Brief Integrated 10/100
MARVELL
Original
Marvell 88E1111 loopback 88E1111-RCJ1

Alaska Ultra 88E1111 Integrated Gigabit Ethernet

Abstract: 88E1111 footprint 10/100/1000 BASE-T operation in the host systems with SGMII interface Compliant with industry , system supports the SGMII interface with no clocks. Gigabit Ethernet over copper Switch to switch , -1250RJ3SR-S *note 3 N/A 1000Base-X Yes SGMII 1.25Gbps SerDes 1000Base-T 1.25Gbps SerDes 1000Base-T SGMII without clock 1000Base-T 1000Mbps only 1000Mbps only 10/100/1000Mbps Notes: 1. This , with SGMII interface by reconfiguration of the PHY within the SFP. 2. This part uses the SFP's Rx-Los
Delta Electronics
Original
Alaska Ultra 88E1111 Integrated Gigabit Ethernet 88e1111 Power Current Marvell PHY 88E1111 Datasheet footprint Alaska Ultra 88E1111 88E1111 symbol 88E1111 SFP

88E111* HWCFG_MODE

Abstract: Marvell PHY 88E1111 schematic /1000 BASE-T operation in the host system with SGMII interface (Default) 1000 BASE-T operation in the , (1000BASE-T) and Cisco SGMII Spec. Compatible with the Cisco specification of SGMII interface.LCP-1250RJ3SR-S supports the SGMII interface without clock on MAC side. Gigabit PHY device is integrated internally , must enable SGMII auto-negotiation while LCP-1250RJ3SR-S is oper ated to setup the partner linking at , configure the PHY device inner LCP-1250RJ3SR-S via SFP two-wire-interface. The SGMII interface without clock
Delta Electronics
Original
88E1111 PHY register 24 Marvell PHY 88E1111 0xac marvell ethernet switch sgmii MARV 88e1111 registers 0xac 1000BASE 1000M/

88E1111

Abstract: 88E1111-BAB1 88E1111 Product Brief Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver Doc. No , Faster 88E1111 Product Brief Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver Document , Classification: Proprietary Information March 4, 2009, Advance 88E1111 Product Brief Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver O VERVIEW F EATURES The Alaska® Ultra 88E1111 Gigabit , pin count GMII (RGMII), reduced pin count TBI (RTBI), and serial GMII (SGMII) interfaces ·
MARVELL
Original
88E1111-BAB1 88E1111-CAA1 Marvell 88E1111-RCJ1 alaska 88E1111-RCJ 88E1111 RGMII 88E1111-BAB
Showing first 20 results.