500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
TLC7703-W Texas Instruments Voltage Supervisor with Programmable Time Delay 0-WAFERSALE visit Texas Instruments
LM3880MFE-1AF/NOPB Texas Instruments Simple Power Sequencer with Fixed Time Delay 6-SOT-23 -40 to 125 visit Texas Instruments Buy
LM3881MM/NOPB Texas Instruments Simple Power Sequencer with Programmable Time Delay 8-VSSOP -40 to 125 visit Texas Instruments Buy
TLC7701IDRBT-NM Texas Instruments Voltage Supervisor with Programmable Time Delay 8-SON -40 to 125 visit Texas Instruments Buy
TLC7701IPWLE Texas Instruments Voltage Supervisor with Programmable Time Delay 8-TSSOP -40 to 85 visit Texas Instruments
TLC7701QPWG4 Texas Instruments Voltage Supervisor with Programmable Time Delay 8-TSSOP -40 to 125 visit Texas Instruments

quad time delay

Catalog Datasheet MFG & Type PDF Document Tags

XC95108-15TQ100C

Abstract: XC95108-15PCG84C Delays TPDI Combinatorial logic propagation delay TSUI Register setup time 1.5 - 2.5 , TSLEW - 4.0 - 4.5 - 5.0 - 5.5 ns Time Adders Slew-rate limited delay , for extended periods of time may affect device reliability. Recommended Operation Conditions , 6.0 - 8.0 - 10.0 - ns TPD I/O to output valid TSU I/O setup time before GCK TH I/O hold time after GCK 0 - 0 - 0 - 0 - ns GCK to output
Xilinx
Original

XC95108

Abstract: XC95108-10PQ160C Delays Combinatorial logic propagation delay Register setup time Register hold time Register clock to output valid time Register async. S/R to output delay Register async. S/R recover before clock Internal , conditions for extended periods of time may affect device reliability. Recommended Operation Conditions , to output valid I/O setup time before GCK I/O hold time after GCK GCK to output valid 16-bit counter , internal operating frequency TPSU TPH TPCO TOE TOD TPOE TPOD TWLH TAPRPW I/O setup time before p-term clock
Xilinx
Original

xc9572xl

Abstract: XC9572XL-10VQG44I Combinatorial logic propagation delay Register setup time Register hold time Register clock enable setup time Register clock enable hold time Register clock to output valid time Register async. S/R to output delay , implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device , TPLH Parameter I/O to output valid I/O setup time before GCK I/O hold time after GCK GCK to output valid Multiple FB internal operating frequency I/O setup time before p-term clock input I/O hold time
Xilinx
Original

xc9572xl pin configuration

Abstract: XC9572XL TQG100 propagation delay Register setup time Register hold time Register clock enable setup time Register clock enable hold time Register clock to output valid time Register async. S/R to output delay Register async , extended periods of time may affect device reliability. 3. For soldering guidelines and thermal , output valid I/O setup time before GCK I/O hold time after GCK GCK to output valid Multiple FB internal operating frequency I/O setup time before p-term clock input I/O hold time after p-term clock input P-term
Xilinx
Original

XC9572XL

Abstract: xc9572xl pin configuration Combinatorial Delays TPDI Combinatorial logic propagation delay TSUI Register setup time 2.3 - , valid time - 0.4 - 0.5 - 1.0 ns TAOI Register async. S/R to output delay - , CONNECT II feedback delay Time Adders TPTA TSLEW DS057 (v1.8) July 15, 2005 Product Specification , implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device , valid TSU I/O setup time before GCK TH I/O hold time after GCK 0 - 0 - 0 -
Xilinx
Original
XC9572XL XC9500XL xc9572xl pin configuration XC9572XL-10TQ100I XAPP114 XAPP427

xc9572xl pin configuration

Abstract: XC9572XL Delays TPDI Combinatorial logic propagation delay TSUI Register setup time 2.3 - 2.6 , delay Time Adders TPTA TSLEW DS057 (v2.0) April 3, 2007 Product Specification www.xilinx.com , to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability. 3 , time before GCK TH I/O hold time after GCK 0 - 0 - 0 - ns GCK to output , - 178.6 - 125.0 - 100.0 MHz TPSU I/O setup time before p-term clock input
Xilinx
Original
XC9572XL-10PCG44C xc9572xl-10PCG44C pin XC9572XL-7PCG44C XC9572XL-10PC44C XC9572XL-5TQG100C XC9572XL-10CS48I XAPP111 XAPP784

ultrasonic transducer drive circuits

Abstract: EL7457C Cload 1ns Rise and Fall Time Mismatch 1.5ns Prop Delay Mismatch Low Quiescent Current, , , tF Mismatch CL = 1000pF 0.5 ns tD-1 Turn-Off Delay Time CL = 1000pF 12.5 ns tD-2 Turn-On Delay Time CL = 1000pF 14.5 ns tDdelta tD-1 - TD-2 Mismatch CL = 1000pF 2 ns tRFdelta Tenable Enable Delay Time 12 ns Tdisable Disable Delay , = 1000pF 1 tD-1 Turn-Off Delay Time CL = 1000pF 11.5 ns tD-2 Turn-On Delay
Elantec
Original
EL7457C ultrasonic transducer drive circuits EL7457CS EL7457CU MDP0040

XC95144

Abstract: XC95144-10PQG100I Delays TPDI Combinatorial logic propagation delay TSUI Register setup time 1.5 - 2.5 , Time Adders TPTA(1) Incremental product term allocator delay - 1.0 - 1.0 - 1.0 , Absolute Maximum Ratings conditions for extended periods of time may affect device reliability , 6.0 - 8.0 - ns TPD I/O to output valid TSU I/O setup time before GCK TH I/O hold time after GCK 0 - 0 - 0 - ns GCK to output valid - 4.5 -
Xilinx
Original
XC95144 XC9500 PQ160 XC95144-10PQG100I XC95144-10PQG160C xc9514415pqg160i Plastic Quad Flat Pack PQFP XC95144-10TQG100I DS067 36V18

XC95144

Abstract: XC95144-15TQG100I setup time Register hold time Register clock to output valid time Register async. S/R to output delay , delay) 15 ns 15 ns Pkg. Symbol PQ160 No. of Pins 160-pin Package Type Plastic Quad Flat Pack , conditions for extended periods of time may affect device reliability. Recommended Operation Conditions , Parameter I/O to output valid I/O setup time before GCK I/O hold time after GCK GCK to output valid 16-bit counter frequency Multiple FB internal operating frequency I/O setup time before p-term clock input I/O
Xilinx
Original
XCN11010 XC95144-15TQG100I XC95144-15PQ160C XC95144 PQG100 XC95144-15TQ100C XC95144-15PQ100C

xc9572xl pin configuration

Abstract: XC9572XL TF Fast CONNECT II feedback delay Time Adders TPTA TSLEW DS057 (v1.6) September 15, 2004 , for extended periods of time may affect device reliability. 3. For soldering guidelines and thermal , XC9572XL-7 - 4.8 - 6.5 - ns TPD I/O to output valid TSU I/O setup time before GCK TH I/O hold time after GCK 0 - 0 - 0 - ns GCK to output valid - , - 125.0 - 100.0 MHz TPSU I/O setup time before p-term clock input 1.7 -
Xilinx
Original
XC9572XL-7TQG100C XC9572XL-5VQG44C 44 VQFP package XC9572XL-5TQ100C XC9572XL-7TQ100I 84 PLCC pin configuration
Abstract: Combinatorial Delays TPDI Combinatorial logic propagation delay TSUI Register setup time 2.3 - , valid time - 0.4 - 0.5 - 1.0 ns TAOI Register async. S/R to output delay - , CONNECT II feedback delay Time Adders TPTA TSLEW DS057 (v1.5) July 15, 2004 Preliminary Product , implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device , XC9572XL-7 - 4.8 - 6.5 - ns TPD I/O to output valid TSU I/O setup time before Xilinx
Original

XC9572

Abstract: XC9572-15PQG100C Delays TPDI Combinatorial logic propagation delay TSUI Register setup time 1.5 - 2.5 , for extended periods of time may affect device reliability. Recommended Operation Conditions , I/O setup time before GCK TH I/O hold time after GCK 0 - 0 - 0 - ns , - 55.6 - MHz TPSU I/O setup time before p-term clock input 0.5 - 2.0 - 4.0 - ns TPH I/O hold time after p-term clock input 4.0 - 4.0 - 4.0 -
-
Original
XC9572 XC9572-15PQG100C XC9572-10TQG100I XC9572-10PQ100I XC9572-15TQG100C XC9572-10PQG100C DS065

XC95144

Abstract: XC95144 PQ100 - 3.5 - 3.5 ns Time Adders TPTA(1) Incremental product term allocator delay - , of time may affect device reliability. Recommended Operation Conditions Symbol VCCINT VCCIO , I/O setup time before GCK TH I/O hold time after GCK 0 - 0 - 0 - ns , - 55.6 - MHz TPSU I/O setup time before p-term clock input 0.5 - 2.0 - 4.0 - ns TPH I/O hold time after p-term clock input 4.0 - 4.0 - 4.0 -
Xilinx
Original
XC95144 PQ100 XC95144-15TQG100C XC95144-15PQ100 XC95144-10PQ100I PQ100 TQ100
Abstract: TDISABLE Power Supply Current Rise Time Fall Time tR, tF Mismatch Turn-Off Delay Time Turn-On Delay Time tD-1 - TD-2 Mismatch Enable Delay Time Disable Delay Time Inputs = VS+ CL = 1000pF CL = 1000pF CL = , TDISABLE Power Supply Current Rise Time Fall Time tR, tF Mismatch Turn-Off Delay Time Turn-On Delay Time tD-1 - tD-2 Mismatch Enable Delay Time Disable Delay Time Inputs = VS+ CL = 1000pF CL = 1000pF CL = , ) Propagation Delay vs Supply Voltage CL=1000pF 25 12.5 15 Rise/Fall Time vs Temperature CL=1000pF, VS Intersil
Original
ISO9000 888-ELANTEC

CY38007P144-1AC

Abstract: CY38007P144-1AI 2.1 2.1 ns LOGIC CELLS tPD Combinatorial Delay[4] [4] tSU SetUp Time tH Hold Time 0.0 0.0 0.0 0.0 0.0 ns tCLK Clock to Q Delay 0.8 1.2 1.5 , Clock LOW Time 2.0 2.0 2.0 2.0 2.0 ns tSET Set Delay 1.4 1.8 2.2 2.6 , propagation delay (1.4 ns typical) Robust routing resources Fully automatic place and route of designs , D Flexible logic cell architecture Setup time
Cypress Semiconductor
Original
CY38007P144-1AC CY38007P144-1AI CY38007P144-2AC CY38007P144-2AI CY38007P208-2NC CY38007P208-2NI

XCR3064XL-10VQG44I

Abstract: CP56 Input fall time - 20 - 20 - 20 ns Symbol TPD1 Propagation delay time (single p-term) array)(3) TPD2 Propagation delay time (OR TCO Clock to output (global synchronous , Internal Register and Combinatorial Delays TLDI Latch transparent delay TSUI Register setup time , 3.5 ns Feedback Delays TF ZIA delay Time Adders TLOGI3 Fold-back NAND delay - , 6.0 - 7.5 - 10.0 ns - 4.0 - 5.0 - 6.5 ns Setup time (fast input
Xilinx
Original
XCR3064XL XCR3064XL-10VQG44I CP56 CS48 DS012 TQ144 VQ100 DS017 PC44C PCG44C

XCR3128XL-10VQG100C

Abstract: XCR3128XL-10TQG144I . Min. Max. Unit TPD1 Propagation delay time (single p-term) - 5.5 - 7.0 - 9.1 ns TPD2 Propagation delay time (OR array)(3) - 6.0 - 7.5 - 10.0 ns , - 1.2 - 2.9 - 3.5 ns Feedback Delays TF ZIA delay Time Adders TLOGI3 , time (fast input register) 2.5 - 3.0 - 3.0 - ns Setup time (single p-term) 3.5 - 4.3 - 5.4 - ns Setup time (OR array) 4.0 - 4.8 - 6.3 -
Xilinx
Original
XCR3128XL-10VQG100C XCR3128XL-10TQG144I XCR3128XL-10CS144I XCR3128XL-7VQG100C XCR3128XL-7TQG144C XCR3128XL-10CSG144C XCR3128XL DS016

XCR3064XL-10CSG48C

Abstract: XCR3064XL Input fall time - 20 - 20 - 20 ns TPD1 Parameter -7 Propagation delay time (single p-term) array)(3) TPD2 Propagation delay time (OR TCO Clock to output (global , delay TSUI Register setup time 1.0 - 1.0 - 1.2 - ns THI Register hold , - 0.7 - 2.9 - 3.5 ns Feedback Delays TF ZIA delay Time Adders TLOGI3 , Setup time (fast input register) 2.5 - 2.5 - 3.0 - ns Setup time (single p-term
Xilinx
Original
XCR3064XL-10CSG48C XCR3064XL-10CSG48I XCR3064XL-10PCG44I XCR3064XL-10VQ44C XCR3064XL-6VQG100C XCR3064XL-7PCG44I
Abstract: = 1.00) Description Parameter LOGIC CELLS Combinatorial Delay!3! tpD Set-Up Time!3! tsu Hold Time tH Clock to Q Delay tCLK Clock HIGH Time tCW HI Clock LOW Time tcWLO Set Delay tSET , delay (1.7 ns typical) Powerful design toolsâ'"Warp3 â' â'" Designs entered in IEEE 1164 VHDL , aboutthepASIC380 architecture, see the pASIC380 Family datasheet. Pin Configurations 144-Pin Thin Quad Flat , fl'n bbl CY7C387P CY7C388P Pin Configurations (continued) 208-Pin Plastic Quad Flat Pack -
OCR Scan
144-P CY7C388P-2NI CY7C388P- CY7C388P-0NC CY7C388P-0NI CY7C388P-0GMB

EL7457C

Abstract: EL7457CS C LOAD 1ns rise and fall time match 1.5ns prop delay match Low quiescent current - , Turn-Off Delay Time CL = 1000pF 12.5 ns tD - Turn-On Delay Time CL = 1000pF 14.5 ns tDD tD-1 - TD-2 Mismatch CL = 1000pF 2 ns TENABLE Enable Delay Time 12 ns TDISABLE Disable Delay Time 12 ns 2 Electrical Characteristics VS+ = +15V, VS- = 0V, VH = , , tF Mismatch CL = 1000pF 1 ns tD + Turn-Off Delay Time CL = 1000pF 11.5 ns
Elantec
Original
EL7457CU-T13 EL7457CS-T13 EL7457CS-T7 JESD51-3 w01k
Showing first 20 results.