500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
CD4532BNSR Texas Instruments CMOS 8-Bit Priority Encoder 16-SO -55 to 125 visit Texas Instruments
CD4532BF3A Texas Instruments CMOS 8-Bit Priority Encoder 16-CDIP -55 to 125 visit Texas Instruments
SN74LS148N3 Texas Instruments 8-line to 3-line priority encoder 16-PDIP 0 to 70 visit Texas Instruments
SN54HC148J Texas Instruments 8-Line To 3-Line Priority Encoders 16-CDIP -55 to 125 visit Texas Instruments
SN74LS148NSRE4 Texas Instruments 8-line to 3-line priority encoder 16-SO 0 to 70 visit Texas Instruments
SNJ54HC148FK Texas Instruments 8-Line To 3-Line Priority Encoders 20-LCCC -55 to 125 visit Texas Instruments

priority encoder 16 to 4 74148

Catalog Datasheet MFG & Type PDF Document Tags

pin diagram priority encoder 74148

Abstract: priority encoder 16 to 4 74148 Signetìcs 74148 Encoder 8-Input Priority Encoder Product Specification Logic Products , December 4, 1985 5-251 Signetics Logic Products Product Specification Encoder 74148 DC , -input priority encoder ac cepts data from eight active-LOW inputs and provides a binary representation on the three active-LOW outputs. A priority is assigned to each input so that when two or more inputs are , c = Pin 16 GND= Pin 8 December 4, 1985 5-249 853-0522 81502 Signetìcs Logic Products
-
OCR Scan

pin diagram priority encoder 74148

Abstract: priority encoder 16 to 4 74148 AND FAN-OUT TABLE 74148 Encoder 8-lnput Priority Encoder Product Specification TYPE TYPICAL , Encoder 74148 A HIGH on the Enable Input (El) will force all outputs to the inactive (HIGH) state and , . DESCRIPTION The '148 8-input priority encoder accepts data from eight active-LOW inputs and provides a binary representation on the three active-LOW outputs. A priority is assigned to each input so that when two or more , Manufacturer Signetics Logic Products Product Specification Encoder 74148 ABSOLUTE MAXIMUM RATINGS (Over
-
OCR Scan

pin diagram priority encoder 74148

Abstract: 74148 PIN DIAGRAM Signetics 74148 Encoder 8-In pu t Priority E n cod er Product Specification Logic Products , PINS io Ï1 -Î7 ËÏ All note: a 74 unit load , 74148 A HIGH on the Enable Input (ËÏ) will force all outputs to the inactive (HIGH) state and allow
-
OCR Scan

priority encoder 16 to 4 74148

Abstract: pin diagram priority encoder 74148 Signetics 74148 Encoder Logic Products 8-lnput Priority Encoder Product Specification , Product Specification Encoder 74148 A HIGH on the Enable Input (El) will force all outputs to the , '¢ Group Signal output â'" active when any input is LOW DESCRIPTION The '148 8-input priority encoder , outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active , highest priority. TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 74148 10ns 38mA
-
OCR Scan

74348

Abstract: priority encoder 16 to 4 74148 niiiiñiiwiiALíiiiiir .4 S 6 7 El < y A2 Al» GND -201 - 3-State 8 to 3 Priority Encoder 2 3 4 5 6 X X X X X X X X , . o74148U 3 XT- h Tit Ìi-WT'iiH« i ì tz NAND, i/:(iAND T-irlt h. oENABLE irHl;t"4 i , it'ïiUZtS (ft0T'UL) 3-State 8 to 3 Priority Encoder mm, ini 16-LINE DATA PRIORITY FLAG , MA 1ZH ] OH max AOâ'"A3 K 20 I «» E0. CS H 0. 4 mA 10L max EO , - . NS » Pilli 74148
-
OCR Scan
Abstract: of the second-level encoder. The basic logic function performed by these priority encoders is to , High-Speed Schottky Priority Encoders S N 5 4 /7 4 S 1 4 8 (9 3 S 1 8 ) S N 5 4 /7 4 S 3 4 8 , VERY-HighSpeed compared to other TTL priority encoders PART NUMBER PKG TEMP OUTPUTS â'¢ Totem-pole , 'S251s is used to select the code outputs of the highest-priority first-level encoder which has any , er-priority encoder should therefore be enabled to examine its data inputs. Thus, several encoders may be -
OCR Scan

application of encoder 74148

Abstract: pin diagram priority decoder 74148 High-Speed Schottky Priority Encoders SN54/74S14 8 (93S18) SNS4/74S348 Features/ Benefits · Second-generation Schottky designs feature VERY-HighSpeed compared to other T T L priority encoders · Totem -pole , two-encoder daisy-chain may likewise be used to scan 16 lines. In each o f these cases, no other com ponents , o r three 'S251s is used to select the code outputs o f the highest-priority first-level encoder w , . Although the original system purpose of priority encoders was to scan interrupt lines, they are also
-
OCR Scan
SN74S148 application of encoder 74148 pin diagram priority decoder 74148 priority encoder 16 to 4 74148 pin diagram priority encoder 74148 pin diagram priority encoder 74ls148 SN54/74S148 SN54/74S348 SN54/74148 SN54/74LS148 93L18 SN54/74LS348

IC 74189 DATA

Abstract: IC 74189 PIN DIAGRAM -Bit Parity Generator 4-Bit Binary Counter 16 x 4 RAM 4-Bit ALU 8 to 3 Priority Encoder _J 011 0 0 , common MSI logic elements 74148 8 to 3 encoder 74181 4-bit arithmetic logic unit 74169 4-brt up/down , , Ring Oscillator, Unit Delay 16 x 4-Bit RAM, Unit Delay 4-Bit Arithmetic Logic Unit, Unit Delay 8 to 3 Priority Encoder, Unit Delay Table 3. Function Block Selection LSI LO G IC C O R P O R A T IO N 4 , Priority Encoder lo h I2 I3 OSEN 16 I7 El IN, IN, in 2 's U IN
-
OCR Scan
IC 74189 DATA IC 74189 PIN DIAGRAM ALU IC 74181 circuit diagram ALU IC 74181 FUNCTION TABLE IC 74181 ALU IC 74181 5320Q 7320Q 8320Q 9320Q 729/1085/20K/IM/J

IC 74189 PIN DIAGRAM

Abstract: Ic 7485 comparator function table Oscillator, Unit Delay 16 x 4-Bit RAM, Unit Delay 4-Bit Arithmetic Logic Unit, Unit Delay 8 to 3 Priority , Generator 4-Bit Binary Counter 1 6 « 4 RAM 4-Bit ALU 8 to 3 Priority Encoder LD Dl, Ba CK DR2 A, OSEN , RAM 4-Bit ALU 8 to 3 Priority Encoder O0( 5) F0 A-> B 0 , ( 4) F1 < j Ö, UC7 DRO3 dro2 O j( 3) F2 , NANDs (ND2) nested ten deep. Output O n corresponds to fanouts of 2, 4, 8 , and 16 as a function of the , L H L H H H H H H H H 8 To 3 Priority Encoder - Select Address 111 The encoder block is
-
OCR Scan
Ic 7485 comparator function table ic 74148 block diagram 74189 ttl memory 74189 MEMORY logic diagram ic 74148 Truth Table 74148 7ST73 RL7320Q

TTL 74189

Abstract: 74189 logic diagram -BIT SHIFT REGISTER 16 x 4-BIT RAM 8 TO 3 PRIORITY ENCODER UUIPUI SELECTOR SCHMITT TRIGGER , MSI logic elements 74148 8 to 3 encoder 74181 4-bit arithmetic logic unit 74169 4-bit up/down counter , So S, S2 S3 in14 111 8 to 3 Priority Encoder lo h 12 's OSEN U h El IN0 IN, in2 l5 u IN,4 Table 4 , dro2 z < ll 0 tr lu 1- 110 4-Bit ALU F; K ^ P G CO A = B 111 8 to 3 Priority Encoder Ao Ai a2 , Delay 1 1 1 8 to 3 Priority Encoder, Unit Delay LSI LOGIC CORPORATION Table 3. Function Block
-
OCR Scan
TTL 74189 74189 logic diagram ttl 74181 ttl 74148 74189 74189 ram LL8320Q LL9320Q RG121

priority encoder 16 to 4 74148

Abstract: application of encoder 74148 16 lines to 4 lines priority encoder. OSI ! O utput S eq u en ce In h ib it: A high causes the sequential priority encoder to , priority encoder to be reset on a rising edge of BCLK. AEXPIN I I I A Expansion In : Allows , Newbridge Microsystems Table 6 : AC CHARACTERISTICS, SEQUENTIAL PRIORITY ENCODER (SPE) TIMING (Ta = 0 to , CA29C632A Figure 7 : SEQUENTIAL PRIORITY ENCODER (SPE) Figure 8 : SPE EXPANSION 2 .4 0 .4 5 - X , to the priority encoder which will prioritize any activematch outputs, from highest to lowest, in a 5
-
OCR Scan
application of encoder 74148 16 lines to 4 lines encoder IC 74148 CA29CS32A

priority encoder 16 to 4 74148

Abstract: application of encoder 74148 .MADDR 7-S 74148 a to 3 PRIORITY ENCODER LOWEST PRIORITIZED ENCODER Figure 14 : CASCADING MULTIPLE , priority encoder. OSI ! Output Sequence inhibit: A high causes the sequential priority encoder to remain , priority encoder to be reset on a rising edge of BCLK. AEXPIN I A Expansion In : Allows additional , pulldown. A low causes MADDR to operate in the high impedance mode. Sequential Priority Encoder Output , Newbridge Microsystems Tabie 6 : AC CHARACTERISTICS, SEQUENTIAL PRIORITY ENCODER (SPE) TIMING (Ta = 0 to
-
OCR Scan
hl 1616 m3124 priority encoder 74148 vhca FD232 EN64 UARY1990
Abstract: the sequential priority encoder to remain in its current state. A low causes a sequence of match , output results are then presented to the priority encoder which will prioritize any active match outputs, from highest to lowest, in a 5 bit encoded match output. Detailed operation of the priority encoder , low. The internal Match bus is passed to the Sequential Priority Encoder (SPE) in addition to being , priority encoder: The Newbridge Microsystems CA29C632A Window Addressable Memory (WAM) is a high speed -
OCR Scan

74LS324

Abstract: 7400 TTL -Line Decimal-to-4-Lîne BCD Priority Encoder 10-Line Decimal-to-4-Line BCD Priority Encoder . 8-Line-to-3-Line Octal Priority Encoder 8-Line-to-3-Line Octal Priority Encoder 1-of-16 Data Selector/Multiplexer 1 , 3-to-8 Decoder/Demultiplexer 4-Line-to-16-Line Decoder/Demultiplexer 4-Llne-to-16-Line Decoder , Synchronous 4-Bit Binary Counter 8-Input Priority Encoder Dual 1-of-4 Decoder Dual 8-Bit Shift Register 1-303 , 1-291 249 1-291 249 1-291 249 1-291 249 74C15774LS157 74S157 74158 Dual 2-to-4 Line Decoder
-
OCR Scan
74LS324 7400 TTL 74LS327 7402, 7404, 7408, 7432, 7400 80C96 74251 multiplexer G0G513S 74C00 74H00 74LS00 74S00 74H01

7483 4-bits parallel adder

Abstract: ttl 74147 decimal decoder active high output 4-to-10 BCD to decimal decoder active low output 4 to 16 line decoder active high output Octal D FlipFlops with asynchronous clear 10 to 4 line priority encoder, active high operation 8 to 3 line priority encoder, active high operation 1 bit full adder with carry 2 bits binary , 10 To 4 Priority Line Encoder LOGIC SYMBOL ENC10TO4 FUNCTIONAL DESCRIPTION A9 ­ A1 , H H H Y9 H H H H H H H H H L H H H H H H DEC4TO16 4 To 16 Binary Line
Vantis
Original
MUX16TO1 7483 4-bits parallel adder ttl 74147 ttl 7442 ttl 7483 enc8to3 TTL 74138 DEC4T10 DEC4T10N MUX4R21

74139 demultiplexer

Abstract: 74169 SYNCHRONOUS 4-BIT BINARY COUNTER 7 7495 4-Bit Shift Register (0095) 28 8 74138 3-Line to 8-Line Decoder / Demultiplexer (0138) 14 g 74139 2-line to 4-line Decoder/Demultiplexer (0139) 7 10 74148 8-line to 3-line Priority Encoder , available on these packages ranges from 16 to 88 pins. . Series Name MSMC0300 MSM60700 MSM61000 Number of , -line Data Selector/Multiplexer (0152) 14 13 74153 Dual 4-line to 1-line Data Selector/Multiplexer (0153) 13 14 74155 Dual 2-line to 4-line Decoder /Demultiplexer (0155) 12 tionat blocks and the macro
-
OCR Scan
74139 demultiplexer 74169 SYNCHRONOUS 4-BIT BINARY COUNTER pin diagram 41 multiplexer 74153 3-8 decoder 74138 pin diagram bcd counter using j-k flip flop diagram CI 74151 MSM60300

74169 SYNCHRONOUS 4-BIT BINARY COUNTER

Abstract: 74139 demultiplexer Divide-by-twelve Counter 4-Bit Binary Counter 4-Bit Shift Register 4-Bit Shift Register 3-Line to 8-Line Decoder / Demultiplexer 2-line to 4-line Decoder/Demultiplexer 8-line to 3-line Priority Encoder 8-line to 1-line Data Selector/Multiplexer 8-line to 3-line Data Selector/Multiplexer Dual 4-line to 1-line Data S elector/Multiplexer Dual 2-line to 4-line Decoder/Demultiplexer Macro Block Name (0042) (0085) (0091) (0092) (0093 , packages ranges from 16 to 8 8 p in s . CMOS GATE ARRAYS FEATURES · 3p dual-layer silicon gate CMOS
-
OCR Scan
3-8 decoder 74138 JK Shift Register 74195 Multiplexer 74153 CI 74138 74280 parity generator manual 74181 74175 clock

ALU IC 74181 circuit diagram

Abstract: TTL 74189 speed characteristics Functional equivalents of common MSI logic elements: - 74148 8-to-3 Encoder - , -bit Arithmetic Logic Unit 1 1 1 8 to 3 Priority Encoder, Interconnect-loading Delay, Fanout , indicated. Figure 12. ADV MICRO PLA/PLE/ARRAYS 7b 8-to-3 Priority Encoder 7 D e | DE575Sb , Register - 74280 9-bit Parity Generator - 7485 8 -bit Magnitude Comparator - 16 x 4-bit Random Access , « -r*- »â'¢BIT SHIFT REGISTER 10 -7 - 10 -7*- i« x 4 - b it RAM -7 - « TO
-
OCR Scan
T-42-11-09 7220Q

74189 ram

Abstract: ram 74189 to GS â'" 01 (19) -00 (18) 02 (20) - 03 (21) â  04 (22) Figure 16. 8 to 3 Priority Encoder 1 , priority encoder 74181 4-bit arithmetic logic unit 74169 4-bit up/down counter 74299 8-bit bidirectional , S3 IN 14 000 8 to 3 Priority Encoder 10 11 I2 13 OSEN I6 17 El INO IN1 IN2 15 I4 IN14 Table , t_i_ to = qj oc a cl. > 010 16 x 4 RAM D00 D01 D02 D03 WL4 WL5 WL6 WL7 DR02 cd z CL_-O 001 4-Bit ALU F0 Fl F2 F3 P G CO A=B 000 8 to 3 Priority Encoder AO A1 A2 EO GS WLO WL1 WL2 WL3 IP7
-
OCR Scan
ram 74189 74189 ram 16 grid tie inverter schematics 74189 memory 74280 pin detail 0m02 LCA100K LCA100048Q B3-0S03 O13895

ALU IC 74181 circuit diagram

Abstract: sulzer s7 74148 8 to 3 priority encoder 74181 4-bit arithmetic logic unit 74169 4-bit up/down counter 74299 8 , -Bit Parity Generator 4-Bit UplDown Counter 16 x 4 RAM 4-Bit ALU 8 to 3 Priority Encoder Output 00(18) F0 , Priority Encoder 2 I3 IMB3 1 0 1 1 IMB2 1 (12) (13) (5) (14) (15) (6) IN7 IN3 A7 A6 A5 A4 A3 A2 1 4 , Evaluation Device LSI LOGIC Preliminary 8 To 3 Priority Encoder Select Address 000 The encoder , speed nor noise immunity is sacrificed to gain the benefits of low power operation. 4 LCA100K
-
OCR Scan
sulzer s7 512x16Bit 4-bit even parity using mux 8-1 8 BIT ALU by 74181 ic 7485 4 bit comparator of ic 74181 ALU
Showing first 20 results.