NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: H H H L L H H H PIN CONFIGURATION (TOP VIEW) Outline 14P4 14P2P 14P2P LOGIC DIAGRAM (EACH GATE , 19 i 16 -4- 113 23 _ 19_ 113 23 _19_ 10 Note 2 : CpD is the internal capacitance of the IC , The M74HC00 M74HC00 ts a semiconductor integrated circuit consisting of four 2-input positive-logic NAND , dissipation: 5,uW/package (max) (VCc=5V, Ta=25'C, quiescent state) • High noise margin: 30% of Vcc, min (VCC=4.5V, 6V) • Capable of driving 10 LSTTL loads • Wide operating voltage range: VCc=2~6V • Wide ... | OCR Scan |
3 pages, |
4000B 74LS00 CI 74LS00 M74HC00DP M74HC00P of ic 74ls00 m74hcoodp 74ls00 circuit diagram 74LS00 function table 74ls00 series IC PIN CONFIGURATION OF 74LS00 74LS00 gate diagram 74LS00 transfer function pin diagram of 74ls00 M74HC00P abstract |
|
|||
| Abstract: DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL , Capacitance Unit (*) CPD is defined as the value of the IC's internal equivalent capacitance which is , fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The internal circuit is composed of 3 stages including buffer output , M74HCT00C1R M74HCT00C1R PIN CONNECTIONS (top view) This integrated circuit has input and output characteristics that ... | Original |
9 pages, |
TTL 74ls00 M54HCT00 M54HCT00F1R M74HCT00 M74HCT00B1R M74HCT00C1R M74HCT00M1R 74LS00 gate diagram 74LS00 CMOS pin diagram of ic 74ls00 54/74LS00 M54HCT00 abstract |
|
|||
| Abstract: DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL , Capacitance Unit (*) CPD is defined as the value of the IC's internal equivalent capacitance which is , fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The internal circuit is composed of 3 stages including buffer output , M74HCT00C1R M74HCT00C1R PIN CONNECTIONS (top view) This integrated circuit has input and output characteristics that ... | Original |
9 pages, |
M74HCT00M1R M74HCT00C1R M74HCT00B1R M74HCT00 M54HCT00F1R M54HCT00 IC 74LS00 74ls00 circuit diagram 54/74LS00 M54HCT00 abstract |
|
|||
| Abstract: detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data , , 0.0022uF to 0.01uF. ® DAC707/708/709 DAC707/708/709 4 Digital Inputs DESCRIPTION OF PIN FUNCTIONS DAC707 DAC707 , connected to the summing junction of the output amplifier. Refer to Block Diagram. 5 D6 (D14 , pin. Refer to Connection Diagram for gain adjust circuit. 6 D5 (D13) Data bit 5 (LB) or data , Refer to Connection Diagram for connection of external op amp to DAC708 DAC708. D13 Data bit 13 15 ... | Original |
13 pages, |
pin diagram of 74ls00 DAC709 DAC708 709b DAC707 pin diagram of ic 74ls00 16-BIT DAC707 abstract |
|
|||
| Abstract: detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data , , 0.0022uF to 0.01uF. ® DAC707/708/709 DAC707/708/709 4 Digital Inputs DESCRIPTION OF PIN FUNCTIONS DAC707 DAC707 , connected to the summing junction of the output amplifier. Refer to Block Diagram. 5 D6 (D14 , pin. Refer to Connection Diagram for gain adjust circuit. 6 D5 (D13) Data bit 5 (LB) or data , Refer to Connection Diagram for connection of external op amp to DAC708 DAC708. D13 Data bit 13 15 ... | Original |
13 pages, |
709 operational amplifier 74LS00 transfer function DAC707 DAC707KH DAC708 DAC708BH DAC709 IC data sheet 74LS00 pin diagram of 74ls00 datasheet of ic 74ls00 op amp 709 lead side brazed hermetic analog devices ic 74LS00 DAC707 abstract |
|
|||
| Abstract: detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data , , 0.0022uF to 0.01uF. ® DAC707/708/709 DAC707/708/709 4 Digital Inputs DESCRIPTION OF PIN FUNCTIONS DAC707 DAC707 , connected to the summing junction of the output amplifier. Refer to Block Diagram. 5 D6 (D14 , pin. Refer to Connection Diagram for gain adjust circuit. 6 D5 (D13) Data bit 5 (LB) or data , Refer to Connection Diagram for connection of external op amp to DAC708 DAC708. D13 Data bit 13 15 ... | Original |
13 pages, |
DAC709 DAC708 DAC707 16-BIT DAC707 abstract |
|
|||
| Abstract: detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data , , 0.0022uF to 0.01uF. ® DAC707/708/709 DAC707/708/709 4 Digital Inputs DESCRIPTION OF PIN FUNCTIONS DAC707 DAC707 , connected to the summing junction of the output amplifier. Refer to Block Diagram. 5 D6 (D14 , pin. Refer to Connection Diagram for gain adjust circuit. 6 D5 (D13) Data bit 5 (LB) or data , Refer to Connection Diagram for connection of external op amp to DAC708 DAC708. D13 Data bit 13 15 ... | Original |
13 pages, |
pin diagram of ic 74ls00 DAC709 DAC708 DAC707 16-BIT DAC707 abstract |
|
|||
| Abstract: detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data , , 0.0022uF to 0.01uF. ® DAC707/708/709 DAC707/708/709 4 Digital Inputs DESCRIPTION OF PIN FUNCTIONS DAC707 DAC707 , connected to the summing junction of the output amplifier. Refer to Block Diagram. 5 D6 (D14 , pin. Refer to Connection Diagram for gain adjust circuit. 6 D5 (D13) Data bit 5 (LB) or data , Refer to Connection Diagram for connection of external op amp to DAC708 DAC708. D13 Data bit 13 15 ... | Original |
13 pages, |
DAC709 DAC708 DAC707 16-BIT DAC707 abstract |
|
|||
| Abstract: detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data , , 0.0022uF to 0.01uF. ® DAC707/708/709 DAC707/708/709 4 Digital Inputs DESCRIPTION OF PIN FUNCTIONS DAC707 DAC707 , connected to the summing junction of the output amplifier. Refer to Block Diagram. 5 D6 (D14 , pin. Refer to Connection Diagram for gain adjust circuit. 6 D5 (D13) Data bit 5 (LB) or data , Refer to Connection Diagram for connection of external op amp to DAC708 DAC708. D13 Data bit 13 15 ... | Original |
13 pages, |
TIL117 equivalent DAC708 74LS00 pin configuration 7407 ic configuration 7407 data sheet 74 HTC 08 op amp 709 IC data sheet 74ls00 texas 74 series TTL logic gates 74LS00 TTL datasheet 7407 connection diagram 74ls00 series datasheet of ic 74ls00 DAC707 DAC708 DAC707 abstract |
|
|||
| Abstract: detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data , , 0.0022uF to 0.01uF. ® DAC707/708/709 DAC707/708/709 4 Digital Inputs DESCRIPTION OF PIN FUNCTIONS DAC707 DAC707 , connected to the summing junction of the output amplifier. Refer to Block Diagram. 5 D6 (D14 , pin. Refer to Connection Diagram for gain adjust circuit. 6 D5 (D13) Data bit 5 (LB) or data , Refer to Connection Diagram for connection of external op amp to DAC708 DAC708. D13 Data bit 13 15 ... | Original |
12 pages, |
DAC709 DAC708 DAC707 pin diagram of ic 74ls00 pin diagram of 74ls00 datasheet of ic 74ls00 DAC709SH 74LS00 16-BIT DAC707 abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| t PLH = t PHL . PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 . SYMMETRICAL OUTPUT defined as the value of the IC's internal equivalent capacitance which is calculated from the operating ) C1R (Chip Carrier) PIN CONNECTIONS (top view) NC = No Internal Connection INPUT AND GATE fabricated in silicon gate C 2 MOS technology. It has the same high speed per- formance of LSTTL combined with true CMOS low power consumption. The internal circuit is com- posed of 3 stages www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2097-v3.htm |
STMicroelectronics | 25/05/2000 | 9.29 Kb | HTM | 2097-v3.htm |
| t PLH = t PHL . PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 . SYMMETRICAL OUTPUT IMPEDANCE z I Capacitance 40 pF (*) C PD is defined as the value of the IC's internal equivalent capacitance which is (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) PIN CONNECTIONS (top view) NC = No Internal in silicon gate C 2 MOS technology. It has the same high speed per- formance of LSTTL combined with true CMOS low power consumption. The internal circuit is com- posed of 3 stages including buffer www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2097.htm |
STMicroelectronics | 20/10/2000 | 9.8 Kb | HTM | 2097.htm |
| PROPAGATION DELAYS t PLH = t PHL . PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 . SYMMETRICAL OUTPUT IMPEDANCE z F (*) C PD is defined as the value of the IC's internal equivalent capacitance which is calculated from M74HCT00B1R M74HCT00B1R M74HCT00B1R M74HCT00B1R M74HCT00C1R M74HCT00C1R M74HCT00C1R M74HCT00C1R F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) PIN CONNECTIONS in silicon gate C 2 MOS technology. It has the same high speed per- formance of LSTTL combined with true CMOS low power consumption. The internal circuit is com- posed of 3 stages including buffer output www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2097-v1.htm |
STMicroelectronics | 02/04/1999 | 7.53 Kb | HTM | 2097-v1.htm |
| PROPAGATION DELAYS t PLH = t PHL . PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 . SYMMETRICAL OUTPUT IMPEDANCE z F (*) C PD is defined as the value of the IC's internal equivalent capacitance which is calculated from M74HCT00B1R M74HCT00B1R M74HCT00B1R M74HCT00B1R M74HCT00C1R M74HCT00C1R M74HCT00C1R M74HCT00C1R F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) PIN CONNECTIONS in silicon gate C 2 MOS technology. It has the same high speed per- formance of LSTTL combined with true CMOS low power consumption. The internal circuit is com- posed of 3 stages including buffer output www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/2097-v2.htm |
STMicroelectronics | 14/06/1999 | 7.49 Kb | HTM | 2097-v2.htm |
| 7400 can also have several alias like 74LS00, 74HC00 74HC00 74HC00 74HC00, 7437, because all these components are commonplace for input and output pins of IC's. The BiDi type indicates bidirectional pins displayed in schematic diagram, and it is automatically connected to the other pins of the same type and .5.3 - Graphic elements of text type 10.6 - Pin creation and editing 10.6.1 - Pins overview composed of : Its graphic design (lines, circles, text fields). Pins which, (which must www.datasheetarchive.com/download/88295531-303068ZC/doc_eeschema.zip (Eeschema_Chapter10_EN.html) |
Kaleidoscope | 30/06/2005 | 641.53 Kb | ZIP | doc_eeschema.zip |
| have several alias like 74LS00, 74HC00 74HC00 74HC00 74HC00, 7437, because all these components are identical to the ) For certain IC's, you may desire several different elements of graphics and pins. For example a relay management of the multi-part IC's, and the components with double representation is flexible. Indeed, a pin commonplace for input and output pins of IC's. The BiDi type indicates bidirectional pins commutable between graphic elements 10.5.3 - Graphic elements of text type 10.6 - Pin creation and editing 10.6.1 - Pins www.datasheetarchive.com/files/kaleidoscope/cad/kicad - kicad/help/en/docs_src/eeschema/eeschema_chapter10_en.sxw |
Kaleidoscope | 20/05/2005 | 149.4 Kb | SXW | eeschema_chapter10_en.sxw |