500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
SN65EL11DGKR Texas Instruments PECL/ECL 1:2 Fanout Buffer 8-VSSOP -40 to 85 visit Texas Instruments
SN65ELT20DGKR Texas Instruments 5V TTL to Differential PECL Translator 8-VSSOP -40 to 85 visit Texas Instruments
EL4585CS Intersil Corporation 36MHz, VIDEO CLOCK GENERATOR, PDSO16, SO-16 visit Intersil
EL4585CS-T13 Intersil Corporation 36MHz, VIDEO CLOCK GENERATOR, PDSO16, SO-16 visit Intersil
HD1-4702/883 Intersil Corporation 2.4576MHz, OTHER CLOCK GENERATOR, CDIP16, CERDIP-16 visit Intersil
EL4584CS Intersil Corporation 36MHz, VIDEO CLOCK GENERATOR, PDSO16, SO-16 visit Intersil

pecl clock so8

Catalog Datasheet MFG & Type PDF Document Tags

LCD 09151

Abstract: PCK2002 Intended application LQFP-32 HVQFN-32 high-performance PECL clock distribution synchronous output enable SO-20 TSSOP-20 high-performance PECL clock distribution synchronous output enable; LVDS input compatible SO-20 TSSOP-20 high-performance PECL clock distribution LQFP-32 HVQFN-32 high-performance PECL clock distribution individual output enable; LVPECL input , -52 300 -40~+85 LQFP-52 high-performance PECL clock distribution 300 300 -40~+85
Philips Semiconductors
Original
LCD 09151 PCK2002 SC28L198 PCF8591 APPLICATION CSOT109 PCA9504A PCA9564 P82B96 P82B715 LM75A

SOP8 8002 Amplifier

Abstract: SCR s838 manufacturer of advanced, high performance communications, clock management, mixed signal, analog and power , product family includes precision frequency synthesizers, clock distribution and translation, multiplexers , low-data-rate RF communications to a system. The tiny SO-8 receivers require just three external components to , Adj. 3.0, 3.3, 5.0 3.3, 4.85, 5.0, 5.0 (0.5%) 3.0, 3.3, 4.85, 5.0 SO-8 Package, JA = 160 , 16V SO-8 Package, JA = 160°C/W 2.5V to 16V 48µA 48µA 48µA 48µA 48µA 100µA
Micrel Semiconductor
Original
SOP8 8002 Amplifier SCR s838 TRANSISTOR s838 4606 MOSFET INVERTER transistor SMD DK QB Marking Code SMD CM sot-23-5 M-0009

HTQFP100

Abstract: LQFP48 -16 Imod/Bias [mA] EAM [Vppse] Dual Loop 2,5 3,5 3,5 3,5 X X X CML/PECL CML/PECL CML/PECL CML/PECL CML/PECL CML/PECL CML/PECL CML/PECL CML/PECL 0.5Vse 0.5Vse 0.5Vse , analog PECL PECL CML/PECL CML/PECL CML Sens [mV] BER Flag Loop filter X 2,5 2,5 X X internal internal CML CML CDR Clock Conversion Frame D/Align Buswidth X X 4/8 32 32 4/8/10/16 4/8/10/16 PECL/TTL CML/TTL CML/GTL CML/LVPECL CML/LVPECL
Philips Semiconductors
Original
TZA3033 TZA3023 TZA3043 TZA3013 CGY2110 LQFP48 HTQFP100 DB4042 HBCC32 BICMOS msd818 MSD818 CGY2102

LQFP48

Abstract: 9952 SO16 SO16 SO16 SO16 LQFP48 LQFP 32 LQFP 32 LQFP 32 LQFP48 SO8 LQFP 32 SO8 LQFP 32 SO8 LQFP 32 SO8 2488 OQ2541 LQFP48 LQFP48 2488 2488 , X X X X X X X X X Bare Die X Clock conversion 2.5 2.5 , AND CLOCK RECOVERY 155 NE/SA5224 LIMITING AMPLIFIER 622 TZA3031 LASERDRIVERS 622 , Level detect X X X E.R. control X X LP Filter CML/GTL CML/TTL PECL/TTL
-
Original
TZA3001 TZA3041 OQ2545 TZA3004 TZA3034 TZA3005 9952 TZA3030 10 gb laser diode pecl clock so8 TZA3040 SO16 package CGY2111 OQ2535 OQ2536

LQFP48

Abstract: cgy2141 PECL PECL CML/PECL CML/PECL CML BER Flag Loop filter X X internal internal Clock Conversion X Frame D/Align X Buswidth PECL/TTL CML/TTL CML/GTL CML/LVPECL/LVDS CML/LVPECL , TZA3034 TZA3044 TZA3014 TZA3019 OQ2538 155 1250 3250 3250 2488 CLOCK AND DATA RECOVERY , . Control 60/90 60-90 60-90 80-100 60-100 - 2,5 3,5 3,5 3,5 X X X X CML/PECL CML/PECL CML/PECL CML/PECL CML/PECL 0.5Vse 0.5Vse 0.5Vse BW [MHz] Level detect 2 2
Philips Semiconductors
Original
LQFP32 TZA3012 CGY2151 cgy2141 CGY2140 OQ2541/B TZA3017 SO16/TSSOP16

HLT22

Abstract: klt22 Non-Standard VIH Levels ECL Clock Distribution Techniques Designing with PECL (ECL at +5.0 V) ECLinPS I/O SPICE , MC10ELT22, MC100ELT22 5V Dual TTL to Differential PECL Translator The MC10ELT/100ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and ground , it ideal for applications which require the translation of a clock and a data signal. http://onsemi.com MARKING DIAGRAMS* 8 1 SO-8 D SUFFIX CASE 751 8 HLT22 ALYW 1 1 8 KLT22 ALYW · · · · · · 1.2
ON Semiconductor
Original
ELT22 MC100 AND8002/D MC10ELT22D MC10ELT22DR2 MC100ELT22D
Abstract: Supports DC to 625 MHz operation HSTL compatible differential clock outputs PECL compatible differential , -lead Pb-free package available MC100ES8011P 1:2 DIFFERENTIAL PECL TO HSTL CLOCK FANOUT DRIVER D SUFFIX , ]) Figure 3. MC100ES8011P AC Reference Measurement Waveform (PECL Input) MC100ES8011P 4 Advanced Clock , Voltage 1:2 Differential PECL-to-HSTL Clock Fanout Buffer The MC100ES8011P is a low voltage 1:2 Differential PECL-to-HSTL clock fanout buffer. Designed for the most demanding clock distribution systems, the Freescale Semiconductor
Original
MC100ES8011PD MC100ES8011PDR2 MC100ES8011PEF MC100ES8011PEFR2

Integrated Device Technology CROSS

Abstract: SHEET Product Preview Low Voltage 1:2 Differential PECL Clock Fanout Buffer MC100ES7011P MC100ES7011P The MC100ES7011P is a low voltage 1:2 Differential PECL to LVDS clock fanout buffer. Designed , clock outputs PECL compatible differential clock inputs 3.3V power supply Supports industrial temperature range Standard 8 lead SOIC package 1:2 DIFFERENTIAL PECL TO LVDS CLOCK FANOUT DRIVER D , PECL Clock Fanout Buffer MC100ES7011P 746 FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
Integrated Device Technology
Original
Integrated Device Technology CROSS MC100ES7011PD MC100ES7011PDR2 MPC92459 AN1091 MC100ES6011 199707558G

KLT22

Abstract: HLT22 MC10ELT22, MC100ELT22 5.0 V Dual TTL to Differential PECL Translator The MC10ELT/100ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and , makes it ideal for applications which require the translation of a clock and a data signal. http , Loading SO-8 D SUFFIX CASE 751 Flow Through Pinouts 1 KLT22 ALYW G 1 Operating Range , . PIN DESCRIPTION Q0 1 8 VCC Pin Function Qn, Qn 2 PECL D0 TTL TTL Inputs
ON Semiconductor
Original
HT22 MC10ELT22/D
Abstract: Product Preview Low Voltage 1:2 Differential PECL Clock Fanout Buffer The MC100ES7011P is a low voltage 1:2 Differential PECL to LVDS clock fanout buffer. Designed for the most demanding clock distribution , Supports DC to 1000 MHz operation LVDS compatible differential clock outputs PECL compatible differential , MC100ES7011P 1:2 DIFFERENTIAL PECL TO LVDS CLOCK FANOUT DRIVER D SUFFIX 8-LEAD SOIC PACKAGE CASE 751-06 , differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very Freescale Semiconductor
Original
Abstract: Product Preview Low Voltage 1:2 Differential PECL Clock Fanout Buffer The MC100ES7011P is a low voltage 1:2 Differential PECL to LVDS clock fanout buffer. Designed for the most demanding clock distribution , Supports DC to 1000 MHz operation LVDS compatible differential clock outputs PECL compatible differential , MC100ES7011P 1:2 DIFFERENTIAL PECL TO LVDS CLOCK FANOUT DRIVER D SUFFIX 8-LEAD SOIC PACKAGE CASE 751-06 , differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very Freescale Semiconductor
Original

HLT22

Abstract: KLT22 MC10ELT22, MC100ELT22 5.0 V Dual TTL to Differential PECL Translator The MC10ELT/100ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and , makes it ideal for applications which require the translation of a clock and a data signal. MARKING , Through Pinouts Operating Range: VCC = 4.75 V to 5.25 V with GND = 0 V SO-8 D SUFFIX CASE 751 No , Pin Function Qn, Qn Q0 2 PECL Dn VCC D0 TTL Q1 3 6 4 5 Positive
ON Semiconductor
Original
ic so8 socket BRD8011/D

HEL35

Abstract: KEL35 data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is , DIAGRAMS* 8 1 SO-8 D SUFFIX CASE 751 8 1 TSSOP-8 DT SUFFIX CASE 948R 1 8 HEL35 ALYW 1 8 KEL35 ALYW · · , , > 100 V MM PECL Mode Operating Range: VCC = 4.2 V to 5.7 with VEE = 0 V NECL Mode Operating Range: VCC = , DESCRIPTION PIN J K R CLK Q, Q VCC VEE FUNCTION ECL Input ECL Input ECL Reset ECL Clock Input ECL Data
ON Semiconductor
Original
KL35 MC10EL35 MC100EL35 MC10EL/100EL35 EIA/JESD78 AND8003/D UL-94
Abstract: SiGe Technology Supports DC to 400 MHz operation HSTL compatible differential clock outputs PECL , SOIC package MC100ES8011P 1:2 DIFFERENTIAL PECL TO HSTL CLOCK FANOUT DRIVER D SUFFIX 8 , Measurement Waveform (PECL Input) 768 FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA , Product Preview Low Voltage 1:2 Differential PECL-to-HSTL Clock Fanout Buffer The MC100ES8011P is a low voltage 1:2 Differential PECL-to-HSTL clock fanout buffer. Designed for the most demanding clock Freescale Semiconductor
Original

HLT22

Abstract: KLT22 MC10ELT22, MC100ELT22 5VDual TTL to Differential PECL Translator The MC10ELT/100ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and , makes it ideal for applications which require the translation of a clock and a data signal. · · · , Pinouts ESD Protection: >2 KV HBM, >200 V MM Operating Range: VCC= 4.75 V to 5.25 V with GND= 0 V SO­8 , Assembly Location KT22 ALYW 1 L = Wafer Lot Y = Year W = Work Week D0 2 PECL *For
ON Semiconductor
Original

KLT23

Abstract: which require the translation of a clock and a data signal. The PECL inputs are differential; therefore, the MC100ELT23 can accept any standard differential PECL input referenced from a VCC of 5.0 V. · 3.5 , Non-Standard VIH Levels ECL Clock Distribution Techniques Designing with PECL (ECL at +5.0 V) ECLinPS I/O SPICE , MC100ELT23 5V Dual Differential PECL to TTL Translator The MC100ELT23 is a dual differential PECL to TTL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are required
ON Semiconductor
Original
KLT23 ELT23 MC100ELT23D MC100ELT23DR2 MC100ELT23DT MC100ELT23DTR2

KVT20

Abstract: AN1642 AND8002/D AND8020/D AND8066/D AND8090/D - ECL Clock Distribution Techniques - Designing with PECL (ECL at , is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used , . The 100 Series contains temperature compensation. http://onsemi.com MARKING DIAGRAM 8 1 SO-8 D SUFFIX CASE 751 8 KVT20 ALYW 1 · 390 ps Typical Propagation Delay · Maximum Input Clock Frequency , Differential PECL Outputs LVTTL Input Positive Supply Ground No Connect NC 4 5 GND (Top View
ON Semiconductor
Original
AN1642 MC100LVELT20 MC100LVELT20/D AND8020 MC100LVELT20D MC100LVELT20DR2 AN1405/D

HLT22

Abstract: klt22 AN1405/D - ECL Clock Distribution Techniques AN1406/D - Designing with PECL (ECL at +5.0 V , MC10ELT22, MC100ELT22 5.0 V Dual TTL to Differential PECL Translator The MC10ELT/100ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and , makes it ideal for applications which require the translation of a clock and a data signal. http , Loading Flow Through Pinouts Operating Range: VCC = 4.75 V to 5.25 V with GND = 0 V SO-8 D SUFFIX
ON Semiconductor
Original

KLT23

Abstract: which require the translation of a clock and a data signal. The PECL inputs are differential; therefore, the MC100ELT23 can accept any standard differential PECL input referenced from a VCC of 5.0 V. · 3.5 , MC100ELT23 5V Dual Differential PECL to TTL Translator The MC100ELT23 is a dual differential PECL to TTL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are required , * 8 SO-8 D SUFFIX CASE 751 1 8 8 1 A L Y W TSSOP-8 DT SUFFIX CASE 948R 1 = Assembly Location = Wafer
ON Semiconductor
Original
MC100ELT23/D

KLT23

Abstract: MC100ELT23 applications which require the translation of a clock and a data signal. The PECL inputs are differential; therefore, the MC100ELT23 can accept any standard differential PECL input referenced from a VCC of 5.0 V , MC100ELT23 5V Dual Differential PECL to TTL Translator The MC100ELT23 is a dual differential PECL to TTL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are , 2 7 Q0 6 MARKING DIAGRAMS* 8 KLT23 ALYW SO-8 D SUFFIX CASE 751 8 1 1 8
ON Semiconductor
Original
Showing first 20 results.