NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: 88E1000 88E1000 Gigabit Ethernet Transceiver Marvell Accelerates Deployment of Gigabit Ethernet to the Desktop Gigabit Ethernet Performance The Marvell AlaskaTM Gigabit Ethernet over copper , interfaces allowing direct connection to a MAC/Switch port. Marvell's 88E1000 88E1000 provides a seamless , Gigabit Ethernet transceiver uses Marvell's state-of-the-art DSP architecture, advanced mixed-signal , full duplex mode. The Marvell Advantage The Alaska Gigabit Ethernet transceiver leverages ... | Original |
2 pages, |
marvell alaska 88E1000 GMII magnetics marvell ethernet Marvell Gigabit Ethernet PHY TBI "Ethernet Transceiver" marvell IEEE marvell layer 3 ethernet switch marvell ethernet switch marvell ethernet switch mii 10/100/1000BASE-T 88E1000 abstract |
| Abstract: Marvell: Link Street 88E6183 88E6183 10-Port Gigabit Ethernet Managed Switch with Four-Level QoS Search , Link StreetTM Gigabit Ethernet QoS Switch (88E6183 88E6183) Product Brief Marvell: Link Street 88E6183 88E6183 , Family Link Street SOHO Switch Family 88E6183 88E6183 Link StreetTM 88E6183 88E6183 10-Port Gigabit Ethernet Managed Switch with Four-Level QoS The Marvell® Link StreetTM family of integrated low-power networking , 88E6183 88E6183 device is a 10-port Gigabit Ethernet (GbE) Quality of Service (QoS) switch integrating a ... | Original |
2 pages, |
8 port Gigabit ethernet switch 88E6183 88E6151 88E6021 88E6181 marvell ethernet switch 1000BASE-FX Marvell prestera dx Marvell prestera-dx Prestera vlans prestera-dx marvell ethernet switch sgmii 88E6183 abstract |
| Abstract: 88E3061/88E3081 88E3061/88E3081 Hex and Octal Fast Ethernet Transceivers Marvell Strengthens Fast Ethernet Infrastructures Integrated Performance Marvell continues to strengthen 100BASE-TX/FX 100BASE-TX/FX and 10BASE-T 10BASE-T Ethernet infrastructures by offering highly integrated six- and eight-port Fast Ethernet transceivers to the LAN market. , or half duplex mode. The 88E3061 88E3061 and 88E3081 88E3081 chips are Marvell's second-generation Fast Ethernet physical layer devices. They follow Marvell's field-proven and tested first-generation devices, whose ... | Original |
2 pages, |
marvell ethernet switch mii 100BASE-FX "Ethernet Transceivers" 88E3081 marvell ethernet switch marvell ethernet PHY transceivers An Introduction to Auto-Negotiation 88E3061 88E3061/88E3081 88E3061/88E3081 abstract |
| Abstract: 3. Link Streetª 5-Port GbE Switch (88E6151 88E6151) System Block Diagram (4-Layer PCB Design) 4 x SERDES , 88E6151/88E6181 88E6151/88E6181 PRODUCT OVERVIEW The Marvell¨ Link Streetª family of low power Gigabit Ethernet (GbE , QoS switch with all PHYs and memory in a 3-chip solution, when used with two 88E1145 88E1145 Alaska Gigabit Quad PHYs. The 88E6151 88E6151 device builds a 5-port Gigabit non-blocking QoS switch in a low-cost 4-layer PCB , ) GbE Switch 8 x SERDES SERDES 4 x SERDES SERDES Marvell¨ 88E1111 88E1111 GbE Cu PHY SERDES ... | Original |
2 pages, |
88E6181 marvell ethernet switch prestera 88E6151 8-port GbE PHY Marvell 88E1111 mdio 88E1145 Marvell PHY 88E1111 88E1111 Marvell PHY 88E1111 footprint Marvell 88E1111 88E6151/88E6181 88E6151/88E6181 abstract |
| Abstract: 88E6095-Based 24-Port 10/100 + 2-Port GbE Layer 2 Switch THE MARVELL ADVANTAGE: The Marvell 88E6092/88E6095 88E6092/88E6095 , Switching Solutions SMB Solutions 8-Port 10/100 Plus 3-Port Gigabit Ethernet Stackable , single-chip 8-port 10/100 plus 3-port Gigabit Ethernet (GbE) switches with support for Quality of Service , SERDES interfaces that can be used to connect to external Marvell 10/100/1000 triple-speed Ethernet , LEDs 3 x 8 LEDs 8-Port 10/100 Plus 3-Port Gigabit Ethernet Stackable Switches FEATURES ... | Original |
2 pages, |
marvell layer 3 ethernet switch Marvell GBE switch marvell ethernet switch mii 88e1111 88E1111 PHY registers 88E1111 registers 88e6095-based marvell 88E6185 Serdes IEEE standard 88E1111 full 88e609 88E6092 marvell 88E6092/88E6095/88E6095F 88E6092/88E6095/88E6095F abstract |
| Abstract: Switching Solutions SMB Solutions 10-Port Gigabit Ethernet Switches 88E6182/88E6185 88E6182/88E6185 PRODUCT OVERVIEW The Marvell¨ family of low power Gigabit Ethernet (GbE) switches provide , 1000BASE-T 1000BASE-T 100BASE-FX 100BASE-FX Fig 2. 88E6182-Based 10-Port GbE Layer 2 Switch 4 Alaska GbE PHY (88E1145 88E1145 , Provide a glueless interface to Marvell Alaska¨ Gigabit PHYs. Allows triple-speed Ethernet 10/100/1000 , connect to external Gigabit media access controllers (MACs). The switch contains 10 independent 802.3 ... | Original |
2 pages, |
Marvell 88E1112 Marvell 88E1112 100base-fx 1000BASE-X Marvell PHY 88E1111 100BASE-FX 88E-1112 88E1111 88E6092 88E1112 PHY 88E1111 "mdio registers" Marvell PHY 88E1111 alaska Marvell 88E1111 100base-fx 88e6095 88E6182/88E6185 88E6182/88E6185 abstract |
| Abstract: Marvell: GalNet-3 GT-48520 GT-48520 Layer 2/3/4/5 Switched Ethernet Controller Search Home > Products , network switch processors, the GalNet-3 GT-48520 GT-48520 Layer 2/3/4/5 switched Ethernet controller provides a fullfeatured Layer 2/3/4/5 1-port Gigabit Ethernet (GbE) switch controller and interface for high-performance , Switches Fast Ethernet Transceivers Marvell: GalNet-3 GT-48520 GT-48520 Layer 2/3/4/5 Switched Ethernet , GalNet-2+ Family GalNet-2 Family Link Street SOHO Switch Family GalNet®-3 GT-48520 GT-48520 Layer 2/3/4/5 ... | Original |
2 pages, |
GT-48520 Prestera GT48411A marvell ethernet switch Marvell prestera marvell ethernet switch prestera PRESTERA SWITCH Marvell prestera dx prestera-dx Marvell prestera-dx GT48521 GT48520 GT48511A GT-48520 abstract |
| Abstract: LatticeSC/Marvell Gigabit Ethernet Physical Layer Interoperability October 2008 Technical Note , devices. · Gigabit Ethernet Physical Layer Interoperability testing of the LatticeSC and MARVELL 88E1111 88E1111 , with very low power dissipation. 2 LatticeSC/Marvell Gigabit Ethernet Physical Layer , Gigabit Ethernet Physical Layer Interoperability Lattice Semiconductor Figure 3. SmartBits 2000 GUI , configuration memory 4 LatticeSC/Marvell Gigabit Ethernet Physical Layer Interoperability Lattice ... | Original |
10 pages, |
88E1111 "mdio registers" 88E1111 full 88E1111 layout Marvell PHY 88E111 EVALUATION BOARD 88E1111 programming 88E1111 88E1112 board layout Marvell 88e111 88e111 Marvell PHY 88E1112 Marvell 88E1111 specification Marvell 88E1112 TN1120 TN1120 abstract |
| Abstract: features targeting Metropolitan Area Network (MAN) switching applications, including Layer 2/3 switching , ¥ Advanced Layer 3 routing engine Ð Wire-speed IPv4 longest prefix match in hardware Ð Supports , complete, high-performance edge and core IP-enabled MPLS capabilities Delivers Layer 3 VPN (BGP) and Layer 2 VPN including Draft-Martini and de-coupled TLS Allows the transport of Ethernet or other Layer , Uplink Bus Alaska X 10 Gigabit PHY (88X2040 88X2040) Fig 3. 12-port GbE Multi-Layer Switch with 10 GbE ... | Original |
2 pages, |
98MX630 88E1011 88E1041 Marvell multicast 88X2040 98MX620 8 port network switch CIRCUIT diagram Marvell PHY 88E1011 alaska MX620 PresteraTM-MX620 98MX620/98MX630 98MX620/98MX630 abstract |
| Abstract: OVERVIEW The Marvell¨ family of low power Gigabit Ethernet (GbE) switches provide industry-leading , Gigabit Ethernet Switches FEATURES ¥ Single-chip integration of a 6 GbE switch ¥ 6 integrated , directly ¥ Seamless stacking provided through standard Ethernet interfaces ¥ Provides Layer 2 security , 88E6152-Based 6-Port GbE Layer 2 Switch Alaska GbE PHY (88E1111 88E1111) 4 4 10/100/ 1000BASE-T 1000BASE-T SERDES 4 WAN PORTS Fig 3. 88E6155-Based 4-Port GbE Router with WAN Interface THE MARVELL ADVANTAGE ... | Original |
2 pages, |
1000BASE-X Marvell alaska 88E1111 88E1111 Marvell 88E1112 100base-fx 100BASE-FX Marvell 88E1111 100base-fx Marvell 88E1111 mdio marvell 88E6152 88E1111 "mdio registers" 88E1145 Marvell PHY 88E1112 88E1112 88E6155 88E6152/88E6155 88E6152/88E6155 abstract |
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| (struct mv64360_eth_priv); switch (devnum) { case 0: ethernet_private->port_num = ETH_0; break . * */ /* * Marvell's Gigabit Ethernet controller low level driver * * DESCRIPTION: * This file introduce low level API to Marvell's Gigabit Ethernet * controller. This Gigabit Ethernet Controller driver API Marvell's Gigabit Ethernet Controller in a * convenient way. * - Simple Gigabit Ethernet port _eth_port_ctrl->port_num, &win_param); /* Set access parameters for DRAM bank 3 */ win_param.win = ETH_WIN3; /* Use Ethernet www.datasheetarchive.com/download/49104857-995987ZC/xapp542.zip (mv_eth.c) |
Xilinx | 11/11/2004 | 9180.01 Kb | ZIP | xapp542.zip |
| (struct mv64460_eth_priv); switch (devnum) { case 0: ethernet_private->port_num = ETH_0; break . * */ /* * Marvell's Gigabit Ethernet controller low level driver * * DESCRIPTION: * This file introduce low level API to Marvell's Gigabit Ethernet * controller. This Gigabit Ethernet Controller driver API Marvell's Gigabit Ethernet Controller in a * convenient way. * - Simple Gigabit Ethernet port _eth_port_ctrl->port_num, &win_param); /* Set access parameters for DRAM bank 3 */ win_param.win = ETH_WIN3; /* Use Ethernet www.datasheetarchive.com/download/49104857-995987ZC/xapp542.zip (mv_eth.c) |
Xilinx | 11/11/2004 | 9180.01 Kb | ZIP | xapp542.zip |
| errata from Vitesse Semiconductor. * Patch by Philippe Robin, 22 Apr 2004: Fix ethernet configuration ethernet driver: The MII interface is now initialized before accessing the PHY. * Patch by John Kerl, 19 2004: add RTL8169 RTL8169 RTL8169 RTL8169 network driver * Patch by Dan Malek, 07 Apr 2004: - Add support for RPC/STx GP3 which terminates the current executing script. 3. Fixed handing of $? (exit code of last you have to address them correctly over the MII interface. 3. We now correctly match the www.datasheetarchive.com/download/49104857-995987ZC/xapp542.zip (CHANGELOG) |
Xilinx | 11/11/2004 | 9180.01 Kb | ZIP | xapp542.zip |
| /jffs/intrep.c#1 $ * * Ported to Linux 2.3.x and MTD: * Copyright (C) 2000 Alexander Larsson (alex .4.24/LX5536/linux-2.4.24/fs/jffs/jffs_fm.c#1 $ * * Ported to Linux 2.3.x and MTD: * Copyright (C : // $ * * Ported to Linux 2.3 $ * * Ported to Linux 2.3.x and MTD: * Copyright (C) 2000 Alexander Larsson (alex@cendio.se), Cendio Systems started at : aug 3, 1994 */ /* last modification : aug 15, 1994 */ -/* $Id: compr_rubin.h,v 1 www.datasheetarchive.com/download/59450573-72917ZC/linux_2.4.24_lx5536_b0_1.0beta.zip (Patches_Linux2.4.24_LX5536_01.02.0102.patch) |
Digital Logic | 18/06/2007 | 65032.21 Kb | ZIP | linux_2.4.24_lx5536_b0_1.0beta.zip |