NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: V96SSC V96SSC Rev B1 HIGH-INTEGRATION SYSTEM CONTROLLER FOR i960 ® Jx/Sx and PowerPCTM401Gx PROCESSORS BLOCK DIAGRAM · Glueless interface between Intel's i960Jx and i960Sx series processors, DRAM arrays, and peripheral devices (Fast time-to-market) · Support for boot PROM devices · High-performance , Controller simplifies the design of systems based on Intel's i960Jx and i960Sx microprocessors. By using the , directly connects the i960Sx or i960Jx processor to DRAM arrays, from 128KByte to 128MByte. The fully ... | Original |
2 pages, |
V96SSC V96SSC abstract |
|
|||
| Abstract: Galileo-5 Benchmark Results 17 Jan 1997 Summary The following results are a summary of the detailed output of the benchmark tests below. All Benchmarks were performed with compiler optimization and with a standard 33Mhz I960jx Galileo-5 Board. Linpack-: 0.37 Mflops Dhrystones: 24 Dhrystones per second Linpack- Benchmark =>do Downloading - Download complete -Start address is : 00008000 =>go , seconds Repeat seconds Average Galileo-5 i960jx 33 On ic960 -AJA -Tgal5 -DSP -DROLL linpack-.c ... | Original |
3 pages, |
ic960 datasheet abstract |
|
|||
| Abstract: and i960Jx based designs · Two 32-bit general purpose timers · Pulse width modulation capability , systems based on i960Sx, i960Jx or PPC401Gx embedded microprocessors. The V96SSC V96SSC replaces many lower , ] Pin Decoding BTYPE[1:0] CPU Mode Boot Address Description 10 i960Jx (32 bit bus) A , V96SSC V96SSC uses 2X clock 11 i960Jx (16 bit bus) A[31, 26:24]="1110" 32-bit data bus, BE3 and , high order address inputs. The i960Jx processor uses a 32-bit multiplexed address/data bus, therefore ... | Original |
20 pages, |
V96SSC-33LP V96SSC V961PBC V960PBC PPC401GF heartbeat counter V96SSC abstract |
|
|||
| Abstract: , i960Jx, Motorola ColdFire, RV4650 RV4650 (through Galileo system controllers) and more · On-board system , Configuration EV-48212-14 EV-48212-14 ships with the following: · EV-48212-14 EV-48212-14 motherboard with 1 Mbyte SGRAM · i960Jx , incorporates the Intel i960Jx microprocessor. 5 Publish Date: 3/27/98 EV-48212-14 EV-48212-14 Preliminary (Revision , optional i960Jx daughtercard) These settings can be changed via jumpers on the board. 3.3 Default ... | Original |
9 pages, |
smartbits ICT3041 duplex led display duplex clock led display GT-48212 lattice 2032 EV-48212-14 EV-48212-14 abstract |
|
|||
| Abstract: different PMCONs (PMCONs are the i960JX's Physical Memory Configuration registers - see i960JX User's , appropriate i960Jx's PMCON register to the desired bus width, and mapping the appropriate Device n Address , System Controller Galileo For i960JX Processors Technology, Inc. GT- 32090 Preliminary , design. FEATURES · Integrated system controller for embedded applications · Supports the i960JX , 160 PQFP i960JX External Agent AD Bus 32 373 Address & Control DRAM ADBusReq ... | Original |
67 pages, |
QS3257 PCMCIA SRAM Card MON960 GT-32090 256K-4M 256K-4M abstract |
|
|||
| Abstract: Intel's i960Jx and IBM's PowerPCTM 401Gx processors · On-the-fly byte order (endian) conversion · I2O , V350EPC V350EPC directly connects to i960Jx or i960Sx processors without any glue logic. Minimal glue logic is , D Y N A M I C B A N D W I D T H A L L O C AT I O N TM V96BMC V96BMC MEMORY CONTROL i960Jx CPU D , Code Processors Bus Type Package Frequency V350EPC-33 V350EPC-33 REV A0 i960Jx/Sx 32/16-bit multiplexed 160-pin EIAJ PQFP 33MHz V350EPC-40 V350EPC-40 REV A0 i960Jx/Sx 32/16-bit multiplexed ... | Original |
18 pages, |
V96BMC V961PBC V960PBC V350EPC-40 V350EPC-33 V350EPC AD30 AD29 V350EPC abstract |
|
|||
| Abstract: interface to Intel's i960Jx and IBM's PowerPC TM 401Gx processors · On-the-fly byte order (endian , bus. V350EPC V350EPC directly connects to i960Jx or i960Sx proces sors with out a ny glue logic . Mi ni ma l , i960Jx CPU D R A M V350EPC V350EPC LOCAL TO PCI BRIDGE Copyright © 1998, V3 Semiconductor Corp. , V350EPC-33 V350EPC-33 REV A0 / A1 i960Jx/Sx 32/16-bit multiplexed 160-pin EIAJ PQFP 33MHz V350EPC-40 V350EPC-40 REV A0 / A1 i960Jx/Sx 32/16-bit multiplexed 160-pin EIAJ PQFP 40MHz 2.0 Pin Description ... | Original |
18 pages, |
V96BMC V961PBC V960PBC V350EPC-40 V350EPC-33 V350EPC AD30 AD29 V350EPC abstract |
|
|||
| Abstract: or disable the Secondary CPU self-test. The Galileo-5 is shipped with a 33MHz i960Jx. 1.3 CPU , 32-bit i960Jx Galileo-5 Evaluation & Development Preliminary May 96, Rev. 1.0 System NOTE , standalone system - As slave card in a standard ISA slot · Several CPU options - Intel i960Jx 32-bit CPUs , Interface - Message passing protocol between the i960Jx and the Host CPU - May be used for software , Expansion AD Bus i960Jx CPU P2 AD Bus DRAM Control & Addr OSC DRAM SIMMs Flash 373 ... | Original |
58 pages, |
JS109-JS124 JS129-JS136 JS140 JS52-JS65 js57 smd 3y2 PCMCIA SRAM Card MON960 JS98 JS76-JS82 TP1-TP11 JS108 J551 74LS373SC GT-32090 MON960 GT-32090 abstract |
|
|||
| Abstract: VCC_5 VCCPLL DEN# I960JX-3.3V-66Mhz 132-PQFP 132-PQFP .01u DT/R# W/R# Phold D/C# R1000 R1000 , alileo ® EV-96010 EV-96010 Evaluation Platform for the GT-96010 GT-96010 and Intel's i960Jx CPU Preliminary , : +1-408.451.1404 EV-96010 EV-96010 - Evaluation Platform for the GT-96010 GT-96010 and Intel's i960Jx CPU 1. Galileo Technology TM Introduction The EV-96010 EV-96010 Evaluation Platform for the GT-96010 GT-96010 and Intel's i960Jx CPU , Technology EV-96010 EV-96010 - Evaluation Platform for the GT-96010 GT-96010 and Intel's i960Jx CPU 1.1 TM EV-96010 EV-96010 ... | Original |
38 pages, |
MON960 GT-96010 GPP11 CON20B 10BASE PLCC28 hp simens 1N5005 EV-96010 EV-96010 abstract |
|
|||
| Abstract: on (SALIGN*16)-byte boundaries, where SALIGN is an implementation-specific parameter. For the i960Jx , is not directly portable to other i960 implementations. On the i960Jx processors, interrupts may ... | Original |
6 pages, |
microprocessor architecture programming 80960JT micro instruction set of I960 hx datasheet abstract |
|
|||
| Abstract: 3 Volt Intel® Fast Boot Block to i960® Jx CPU Design Guide Application Note 693 May 2000 Document Number: 292241-002 Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, r ... | Original |
10 pages, |
embedded microprocessors 28F800F3 28F160F3 datasheet abstract |
|
|||
| Abstract: 1 Overview The i960® Jx microprocessor provides a new set of essential enhancements for an emerging class of high-performance embedded applications. Based on the i960 core architecture, it is implemented in a proven 0.6 micron, three-layer metal process. Figure 1-1 identifies the processor's most notable features, each of which is described in subsections that follow the figure. These features include: · instruction cache · on-chip data RAM · timer units · data cache · local r ... | Original |
4 pages, |
80960JT 80960JF 80960JD 80960JA datasheet abstract |
|
|||
| Abstract: SUPPORT COMPONENTS V3 CORPORATION V96SSC V96SSC High-Integration Controller s s s s s s s s s s Glueless Interface to Intel's i960® Sx and i960 Jx Series Processors High-Performance DRAM Controller With DRAM Page Cache Management and EDO Support Two Channel Fly-By DMA Controller Synchronous/Asynchronous Serial Communication Unit Programmable Chip Select/ Peripheral Device Strobe Generation Programmable System Heartbeat and System Watchdog Timers Two 32-Bit Ge ... | Original |
1 pages, |
V96SSC intel i960 EDO dram heartbeat embedded microprocessors V96SSC abstract |
|
|||
| Abstract: ® 80 TEP PACKAGE PINOUT APPLICATION BRIEF S5933 S5933 PCI MATCHMAKER - INTERFACING THE INTEL i960 Jx TO THE PCI BUS S5933 S5933 PCI MATCHMAKER - INTERFACING THE INTEL i960® Jx TO THE PCI BUS 1.0 AMCC S5933 S5933 PCI MATCHMAKER ARCHITECTURE 1.1.1 The best solution for interfacing to the PCI bus is an off-the-shelf device that is guaranteed to be PCI compliant while providing a flexible interface to the add-on card. The AMCC S5933 S5933 PCI Matchmaker provides bus mastering capabilities, suppor ... | Original |
9 pages, |
S5933 amcc pci matchmaker amcc s5933 S5933 abstract |
|
|||
| Abstract: i960® Jx PROCESSOR SPECIFICATION UPDATE Release Date: April, 1997 Order Number: 272852-002 The i960® Jx Processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Such errata are not covered by Intel's warranty. Current characterized errata are available on request. Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intel ... | Original |
27 pages, |
intel DOC 80960JF 80960JD 80960JA 272852 datasheet abstract |
|
|||
| Abstract: same clock edge that BLAST# is asserted. The i960Jx processor does not assert LOCK# except while a , of atmod completes. 1.3 Bus Applications The i960Jx microprocessor is a cost-effective , potential 80960Jx systems. These diagrams do not represent any particular i960Jx processor- based , i960Jx processor systems, the 80960Jx is the primary master of the local bus. A number of memory and I/O ... | Original |
32 pages, |
datasheet abstract |
|
|||
| Abstract: i960® JA/JF/JD/JS/JC/JT Microprocessors PRODUCT HIGHLIGHTS s Clock tripling technology s Large caches for faster performance s State of the art testability s i960® processor compatible RISC core s 100 MIPS execution for the i960 - JT-100 JT-100 processors s 16-Kbyte 2-way set associative instruction cache s 4-Kbyte direct mapped data cache s 1-Kbyte on-chip data RAM s Built-in interrupt controller s Low-power features s Two 32-bit timers PRODUCT OVERVIEW The ... | Original |
6 pages, |
80960RN 80960JT 80960JF 80960JD 80960JA 80960HT 80960HD i960 sb datasheet abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| [Config] IconTitle=i960Jx SubDirName=\intel\i960 ProgmanGroup=Intel Processors TitleBar=i960Jx(R) Processors DynamicLibs=TRUE [Help1] Path=intelhyp.dll Menu=Intel(R) Manuals/Datasheets Topic=OpenIntelHypertext("") www.datasheetarchive.com/download/56684786-173679ZC/i960.zip (TDPROJ.INI) |
Intel | 16/03/1997 | 1212.21 Kb | ZIP | i960.zip |
| [Config] IconTitle=i960Jx SubDirName=\intel\i960 ProgmanGroup=Intel Processors TitleBar=i960Jx(R) Processors DynamicLibs=TRUE [Help1] Path=intelhyp.dll Menu=Intel(R) Manuals/Datasheets Topic=OpenIntelHypertext("") www.datasheetarchive.com/download/12463218-260307ZC/i960.zip (TDPROJ.INI) |
Intel | 17/03/1997 | 1212.21 Kb | ZIP | i960.zip |
| Galileo Technology: Galileo-5: ISA Based 32-bit i960JX Evaluation & Development System for GT-32090 GT-32090 GT-32090 GT-32090 Galileo-5: ISA Based 32-bit i960JX Evaluation & Development System for GT-32090 GT-32090 GT-32090 GT-32090 & Slave Intel i960JX CPUs Debug monitor Intel i960JX 32-bit CPUs (shipped with i960 JD33 www.datasheetarchive.com/files/scantec/galileo/www/tbriefs/gal5tb.htm |
Scantec | 20/04/1998 | 9.97 Kb | HTM | gal5tb.htm |
| .103") ") format("2.6") date("1-10-97") time("14 ("*") ) Alias ( name("$type") value("ja") comment(" ( name("v4") value("[,]") comment(" - Per i960Jx Datasheet Specifications.") ) Variable ( name("v13 Alias ( name("$path") ") comment("Path to the AC Characteristics in the Timing Libraries.") ) Variable ( library("") www.datasheetarchive.com/download/56684786-173679ZC/i960.zip (FIGURE14.TD) |
Intel | 16/03/1997 | 1212.21 Kb | ZIP | i960.zip |
| .103") ") format("2.6") date("9-7-96") time("13 ("*") ) Alias ( name("$type") value("ja") comment(" ( name("v4") value("[,]") comment(" - Per i960Jx Datasheet Specifications.") ) Variable ( name("v13 Alias ( name("$path") ") comment("Path to the AC Characteristics ("By Document Factory (http://www.getnet.com/~dfactory/)") ) Variable ( library("") name("i960:i960jx www.datasheetarchive.com/download/56684786-173679ZC/i960.zip (FIGURE14.TDK) |
Intel | 16/03/1997 | 1212.21 Kb | ZIP | i960.zip |
| .103") ") format("2.6") date("1-10-97") time("14 ("*") ) Alias ( name("$type") value("ja") comment(" ("*") ) PartAlias ( name("$path") ") comment("Path to the AC Characteristics in the Timing Libraries.") ) Variable ( library("") ") value("[60,60]") comment("CLKIN Period") ) Variable ( library("") name("i960:i960jx www.datasheetarchive.com/download/56684786-173679ZC/i960.zip (FIGURE17.TD) |
Intel | 16/03/1997 | 1212.21 Kb | ZIP | i960.zip |
| .103") ") format("2.6") date("9-5-96") time("17 ( name("$type") value("ja") comment(" ("*") ) PartAlias ( name("$path") ") comment("Path to the AC ("By Document Factory (http://www.getnet.com/~dfactory/)") ) Variable ( library("") ") value("[60,60]") comment("CLKIN Period") ) Variable ( library("") name("i960:i960jx www.datasheetarchive.com/download/56684786-173679ZC/i960.zip (FIGURE17.TDK) |
Intel | 16/03/1997 | 1212.21 Kb | ZIP | i960.zip |
| .103") ") format("2.6") date("1-10-97") time("14 ("*") ) Alias ( name("$type") value("ja") comment(" ( name("v4") value("[,]") comment(" - Per i960Jx Datasheet Specifications.") ) Variable ( name("v13 Alias ( name("$path") ") comment("Path to the AC Characteristics in the Timing Libraries.") ) Variable ( library("") www.datasheetarchive.com/download/12463218-260307ZC/i960.zip (FIGURE14.TD) |
Intel | 17/03/1997 | 1212.21 Kb | ZIP | i960.zip |
| .103") ") format("2.6") date("9-7-96") time("13 ("*") ) Alias ( name("$type") value("ja") comment(" ( name("v4") value("[,]") comment(" - Per i960Jx Datasheet Specifications.") ) Variable ( name("v13 Alias ( name("$path") ") comment("Path to the AC Characteristics ("By Document Factory (http://www.getnet.com/~dfactory/)") ) Variable ( library("") name("i960:i960jx www.datasheetarchive.com/download/12463218-260307ZC/i960.zip (FIGURE14.TDK) |
Intel | 17/03/1997 | 1212.21 Kb | ZIP | i960.zip |
| .103") ") format("2.6") date("9-5-96") time("17 ( name("$type") value("ja") comment(" ("*") ) PartAlias ( name("$path") ") comment("Path to the AC ("By Document Factory (http://www.getnet.com/~dfactory/)") ) Variable ( library("") ") value("[60,60]") comment("CLKIN Period") ) Variable ( library("") name("i960:i960jx www.datasheetarchive.com/download/12463218-260307ZC/i960.zip (FIGURE17.TDK) |
Intel | 17/03/1997 | 1212.21 Kb | ZIP | i960.zip |