NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: 8 bit versions of the macro (except for Adder and Subtractor Carry Select, which have a minimum bit , · CacheLogic® dynamic full/partial reconfigurability in-system · Eight global clocks and four fast , ® capabilities. With CacheLogic, DSP and other logic functions can be created quickly and accurately using , a single data base to take your work from design entry to configured circuit quickly and , circuit, which improves the rise and fall times (leading and trailing edges) of the incoming signal. · ... | Original |
122 pages, |
vhdl code for a updown counter vhdl code for a updown counter for FPGA vhdl code for carry select adder vhdl code for crc16 using lfsr vhdl code of carry save adder half adder using x-OR and NAND gate FULL SUBTRACTOR using 41 MUX full subtractor circuit using and gates Mux 1x8 74 carry select adder AT40K AT40K abstract |
|
|||
| Abstract: , NAND, and OR gates with two to six inputs. At each input count, all numbers of inversion bubbles are , also features the largest possible AND, NOR, NAND, and OR gates which can be implemented in a single , circuit board as well. You may create inverting HD2PADs or HD3PADs by using multiple HDiPADs and tying , AND, OR, NAND, and NOR gates with two to six inputs with each input invertable. As well, a very wide , utilization property-two AND gates and a 3-input XOR gate can be packed into a single pASIC logic cell. 3 ... | Original |
60 pages, |
TTL 7474 74139 Dual 2 to 4 line decoder d-latch by using D flip-flop 7474 8 shift register by using D flip-flop 74823 FULL ADDER schematic of TTL XOR Gates 7474 shift register CI 74139 TTL 7400 full subtractor circuit using nor gates vhdl code for 74194 datasheet abstract |
|
|||
| Abstract: complex as a dual D latch with enable. The QuickLogic Macro Library includes AND, NOR, NAND, and OR gates , the largest possible AND, NOR, NAND, and OR gates which can be implemented in a single logic cell , Gates The QuickLogic Macro Library includes AND, OR, NAND, and NOR gates with two to six inputs with , property-two AND gates and a 3input XOR gate can be packed into a single pASIC logic cell. EQCOMP4 A[0:3 , as equivalence) gates. Their names use the same terminology as the AND, NOR, NAND, OR gates ... | Original |
56 pages, |
74171 encoder 74174 74194 shift register pin configuration of d flip flip 7474 7474 j-k flip flop 74138 full subtractor circuit using nor gates TTL 74139 7400 QUAD Nor 74594 vhdl code for 8-bit BCD adder data sheet 74139 datasheet abstract |
|
|||
| Abstract: srlab1 srlab2 Subtractor su01d1 Power and Ground Cells vddcon vsscon Exclusive NOR Gates , fabricates CBICs using one of the following CMOS silicon processes: ECPD07 ECPD07 AT19.8K 5V and 3V , test vectors is developed for the design, and verified using Atmel's FAST tools. This is to ensure , analysis, floorplanning, hierarchical placement and routing, delay estimation and calculation using , ATPG Design Rules Check, Full Scan Path Insertion, ATPG Vector Generation and Fault Coverage ... | Original |
41 pages, |
atmel 738 nd02 nd02d4 atmel 0541 atmel 0532 AT56K OAI32 CB80 barrel shifter using verilog AOI21 OAI31 OAI211 or03d1 OAI221 8051TM 8051TM abstract |
|
|||
| Abstract: Turbo Path for ispLSI5000V and 8000 devices. XOR Net Identifies XOR gates on a net that are , . . . . . . . . . . . . . . . . . Using IN, OUT, and BIDI Pins . . . . . . . . . . . . . . . . . . , Attributes to designs created in Viewlogic Creating and using macros, including programmable macros , Provides information for compiling designs using the ispEXPERT Compiler and Viewlogic software. Chapter 7 , documentation is useful when using the ispEXPERT Compiler and Viewlogic software: Lattice Semiconductor s ... | Original |
159 pages, |
MUX24 OT11 OD34E Application Schematic SCPC FD31 CBU441 "8 bit full adder" 8 bit full adder 1-800-LATTICE 1-800-LATTICE abstract |
|
|||
| Abstract: dual D latch with enable. The QuickLogic Macro Library includes AND, NOR, NAND, and OR gates with two , possible AND, NOR, NAND, and OR gates which can be implemented in a single logic cell (AND14i7, NOR14i7 , Reference 3.4 Gates The QuickLogic Macro Library includes AND, OR, NAND, and NOR gates with two to six , Programmer using HITERM Appendix A: SUN Installation and Requirements Hardware Requirements Software , driven by two sources in specific cases. This is called double buffering. Using two gates to drive a ... | Original |
185 pages, |
QL12X16B PQ208 QL8X12B PF100 PF144 16 bit ripple adder 74194 shift register grid tie inverters circuit diagrams vhdl code for 74194 pASIC 1 Family PL84 datasheet abstract |
|
|||
| Abstract: combinationally using XOR gates for each operand bit. The EPLD HDFB can accommodate up to an 8-bit equality , ViewSynthesis Design Guide Using Registers And Latches. , follows: 1. Enter your VHDL design using a text editor. 2. Synthesize your design using PROsynthesis and , instantiate the macro in your basic design. Using Registers And Latches The Xilinx EPLD architecture , implement simple transparent latches using the clear and preset product terms of macrocell flip-flops. ... | Original |
133 pages, |
xilinx epld 32 bit carry select adder in vhdl C-15 C-16 Pro-Wave XC7318 programmer manual EPLD XC7354 XC7000 XC7336 7318 7336 programmer EPLD datasheet abstract |
|
|||
| Abstract: , Boston, Portland, Dresden, and Tokyo, which offer customers a full range of digital ASIC design , , achieving world-class reliability, and designing to customer need. AMI provides a full range of digital , , high noise immunity, and high circuit densities to digital and mixed-signal ASICs. ASIC Design , .3-181 ON5x 2-input OR and 3-input OR into 2-input NAND , .3-189 ON9x 2-input OR and 3-input OR into 3-input NAND ... | Original |
448 pages, |
verilog hdl code for parity generator 8085 mini projects tda 4020 UNSIGNED SERIAL DIVIDER using verilog tda 8210 na44 rtl 8112 NA51 transistor data sheet AN62 DF101 na51 datasheet IC TDA 2208 datasheet abstract |
|
|||
| Abstract: , Boston, Portland, Dresden, and Tokyo, which offer customers a full range of digital ASIC design , , achieving world-class reliability, and designing to customer need. AMI provides a full range of digital , , high noise immunity, and high circuit densities to digital and mixed-signal ASICs. ASIC Design , .3-181 ON5x 2-input OR and 3-input OR into 2-input NAND , .3-189 ON9x 2-input OR and 3-input OR into 3-input NAND ... | Original |
440 pages, |
NA76 AMI 9198 8250 uart phillips verilog hdl code for parity generator power transistor na51 na2x AMIS 690 NA51 transistor data sheet tda 4020 8 BIT ALU design with verilog/vhdl code AMI MG82C54 NA52 transistor datasheet 8085 microprocessor simulator datasheet abstract |
|
|||
| Abstract: . . FLIPç'...LOPS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GATES, AND/NAND . . . , consisting of a full line of products that are pinout� compatible with many LSTTL and MC14000B MC14000B standard , methods using commercially available design capture and logic synthesis software and the appropriate , , competitively priced and widely available. Copies of MPA design system software supporting up to 8000 gates , Logic: Standard, Special and Programmable In Brief . . . Page Motorola Logic Families: Which ... | Original |
90 pages, |
bcd subtractor MC14500B Industrial Control Unit transistor FN 1016 motorola bipolar transistor GUIDE MC14000B F100K ECL book ECL NAND IMPLEMENTATION mc946 IC sn74ls151 multiplexer vhdl code MC672 equivalent TTL 74-series IC LIST BR1332/D MC14000B abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| _type: a value of '0' creates an AND gate, '1' creates a NAND gate, '2' for OR, '3' for NOR, '4' for XOR (a =AND 1=NAND 2=OR 3=NOR 4=XOR 5=XNOR 0 Gate type Name Type Description din [(n_bits-1):0] In Input data - fied using the attribute facility in VHDL, and all designs involve only nearest neighbour routing. A the result in that register. The circuit has a clear input and is laid out as "tall". Carry flows from -binary words I0 and I1, and returns O as output. The circuit is laid out as "tall". Carry flows from bottom to www.datasheetarchive.com/download/5692482-988247ZC/wcd03623.zip (paramlib.pdf) |
Xilinx | 12/02/1999 | 571.77 Kb | ZIP | wcd03623.zip |
| _type: a value of '0' creates an AND gate, '1' creates a NAND gate, '2' for OR, '3' for NOR, '4' for XOR (a =AND 1=NAND 2=OR 3=NOR 4=XOR 5=XNOR 0 Gate type Name Type Description din [(n_bits-1):0] In Input data - fied using the attribute facility in VHDL, and all designs involve only nearest neighbour routing. A the result in that register. The circuit has a clear input and is laid out as "tall". Carry flows from -binary words I0 and I1, and returns O as output. The circuit is laid out as "tall". Carry flows from bottom to www.datasheetarchive.com/download/93627041-987072ZC/wcd02e3f.zip (paramlib.pdf) |
Xilinx | 13/07/1998 | 571.77 Kb | ZIP | wcd02e3f.zip |
| /248 Symbols Chapter 2 2.4 Symbols Using ST-Realizer, you design your application by placing symbols and application using ST-Realizer , you analyse and compile it using ST-Analyser . ST-Analyser performs the -Realizer and how to create applications using ST-Realizer. In this tutorial, you'll learn how to create an implant into the body, or (b) support or sustain life, and whose failure to perform, when properly . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.3 Folders and Sub www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/5113-v3.htm |
STMicroelectronics | 11/01/2000 | 358.34 Kb | HTM | 5113-v3.htm |
| hardware independent, and others that are hardware dependent. The full range of events available is -Realizer , you analyse and compile it using ST-Analyser . ST-Analyser performs the following tasks: w behind creating applications using ST-Realizer and how to create applications using ST-Realizer. In surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.3 Folders and Sub www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/5113-v1.htm |
STMicroelectronics | 20/10/2000 | 366.13 Kb | HTM | 5113-v1.htm |
| /248 Symbols Chapter 2 2.4 Symbols Using ST-Realizer, you design your application by placing symbols and application using ST-Realizer , you analyse and compile it using ST-Analyser . ST-Analyser performs the -Realizer and how to create applications using ST-Realizer. In this tutorial, you'll learn how to create an implant into the body, or (b) support or sustain life, and whose failure to perform, when properly . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.3 Folders and Sub www.datasheetarchive.com/files/stmicroelectronics/stonline/books/ascii/docs/5113-v4.htm |
STMicroelectronics | 25/05/2000 | 358.3 Kb | HTM | 5113-v4.htm |
| distributors, and our manufacturing partners, welcome to our 1996 Data Book, and thank you for your interest in Xilinx products and services. As the inventor of Field Programmable Gate Array technology and the world , our users, with the best possible integrated circuit components, development systems, and technical and sales support. Over the past year, we have substantially broadened our product line with the Ring, and ZERO+ are trademarks of Xilinx, Inc. The Programmable Logic Company and The Programmable Gate www.datasheetarchive.com/download/90212243-999460ZC/dbookold.zip (DBOOKOLD.PDF) |
Xilinx | 07/09/1996 | 10340.01 Kb | ZIP | dbookold.zip |
| DLLs,udn.chk,EDWinXP\eds_udn 3,8,EDWinXP - Circuit Files,wrk.chk,EDWinXP\eds_wrk 3,9,EDWin ,2 6,0,236,Full Wave Rectifier.epb,2,2 6,0,237,GEN1.EPB,2,2 6,0,238,GEN2.EPB,2,2 6,0,239,HIVOLT and Despreading.epb,2,2 6,0,254,PN Sequence Generator.epb,2,2 6,0,255,Odd-Even Counter.epb,2,2 6 ,0,314,GNDVCC.PART,3,3 6,0,315,MISC.PART,3,3 6,0,316,VHDL_GATES.PART,3,3 6,0,317,INSTRUMENTS.PART,3,3 6 ,0,326,VHDL_GATES.SYMBOL,3,3 6,0,327,INSTRUMENTS.SYMBOL,3,3 6,0,328,EDSMGEN.SYMBOL,3,3 6,0,329,MMMGEN www.datasheetarchive.com/files/kaleidoscope/cad/visionics_edwinxp140/install.lst |
Kaleidoscope | 28/06/2005 | 116.81 Kb | LST | install.lst |