500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
1232135 American Electrical Inc CONN FERRULE UNINSUL 2AWG visit Digikey Buy
1232150 American Electrical Inc CONN FERRULE UNINSUL 1AWG visit Digikey Buy
1232125 American Electrical Inc CONN FERRULE UNINSUL 4AWG visit Digikey Buy
1232195 American Electrical Inc CONN FERRULE UNINSUL 3/0 AWG visit Digikey Buy
1232170 American Electrical Inc CONN FERRULE UNINSUL 2/0 AWG visit Digikey Buy
123211500 American Electrical Inc CONN FERRULE UNINSUL 300 MCM visit Digikey Buy

ds 12321

Catalog Datasheet MFG & Type PDF Document Tags

SDS4 C1

Abstract: TLE8110 compactCONTROL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.3.2.1 DRx - Diagnosis , . Vbat ID V DScl DS OUT V L, RL GND OutputClamp.vsd Figure 9 Internal Clamping , device. This energy can be calculated with following equation: RL IL LL V DS ( CL ) ­ V BAT - I L ­ - ln 1 + - E = V DS ( CL ) - RL RL V DS ( CL ) ­ V BAT The , previous one 2) Diagnosis Register (A/B banks) bit configuration, see Chapter 12.3.2.1 3) For some
Infineon Technologies
Original

MBB1256

Abstract: ds 12321 -'Cv _!-ff-iL / ^_i / 'dsfâ'"â'"[â'"-â'"|*dh 'ds â'"1 V|H- V V V 1 VIL" _DAâ"¢ f\_A_ tasc -Ifâ'" , - -HIGH-Z- 'ds- 'asc 'cp 'cas 'ASC-» 'rcsâ'" 'wp y 'off VALID DATA 'CAH 'cac > 'ds I I Don't , CARRIER (CASE No.: LCC-18C-F04) PIN NO.1 INDEX .485(12.321 .500(12.70) R.012(0.30ITYP (4 PLC SI \ .115
-
OCR Scan
MB81256-15 MB81256-10 MB81256-12 MBB1256-15 MBB1256 ds 12321 81256 MB81256-XXP MB81256-XXPSZ MB81256-XXPV MB81256-XXC

XC68341FT16

Abstract: 71F4 SIZ0 R/W For Additiona AS68K CSx End-Of-Life Produ DS AS UDS LDS UWE LWE , Table CSx 2-5, FC3/DTC is an output-only signal. 2. Operand Alignment DS On page 3-9, last , ) shows incorrect timing for DS, UWE, and LWE. On page 3-28, the M68000 write cycle timing diagram , clock 1507 edge that 12059 falling 6029 46 770 shown in the following 12321 1540 6160 DREQx is , X bit to zero. This transitions at roughly the same time DS negates for the data register write - 2
Freescale Semiconductor
Original
MC68341 VT100 XC68341FT16 71F4 M68300 MC68341UMAD/AD MC68341UM/AD

MC68330PV25

Abstract: ds 12321 31457 46 6160 12321 24642 24642 49283 98566 15 2097 4194 8389 8389 , transitions at roughly the same time DS negates for the data register write-note this output delay is not , , BG, CLKOUT, CS3­CS1, DS, FC2­FC0, FREEZE, IFETCH, IPIPE, LWE, RMC, R/W, SIZ1, SIZ0, TDO, UWE Input , , DS, CS, UWE, LWE, IFETCH, IPIPE, IACKª Asserted tCLSA 3 30 3 20 ns tSTSA ­15 , - ns tSWDW 40 - 30 - ns tSN 40 - 30 - ns 9A2 AS to DS
Motorola
Original
MC68330 MC68330PV25 MC68330PV-25 MCM6206-35 MC68330FC16V MC68330FC16 DSA0039263 MC68330UMAD/AD CPU32 MC68330UM/AD 3FF00-3FFFF

69-206

Abstract: MC68330PV25 31457 46 6160 12321 24642 24642 49283 98566 15 2097 4194 8389 8389 , transitions at roughly the same time DS negates for the data register write-note this output delay is not , , TCK, TDI, TMS Output-Only Pins: A23­A0, AS, BG, CLKOUT, CS3­CS1, DS, FC2­FC0, FREEZE, IFETCH, IPIPE , CLKOUT Low to AS, DS, CS, UWE, LWE, IFETCH, IPIPE, IACKª Asserted tCLSA 3 30 3 20 ns , Address, FC, SIZ, RMC Valid to AS, CS (and DS Read) UWE, LWE 12 Asserted CLKOUT Low to AS, DS, CS
Freescale Semiconductor
Original
69-206 69206 sim 300 v 703 MC68330PV

CPU32 Reference Manual

Abstract: mosfet 4456 11796 23593 47186 101101 6029 12059 24117 48234 101110 6160 12321 24642 , 12059 24117 48234 101110 6160 12321 24642 49283 101111 6291 12583 25166 , 47186 101101 6029 12059 24117 48234 101110 6160 12321 24642 49283
-
Original
MC68332 CPU32 Reference Manual mosfet 4456 MC68HC681 DMX-38 M6800

mosfet 4456

Abstract: DMX-38 47186 48234 101101 6029 12059 24117 101110 6160 12321 24642 49283 101111 , 12321 24642 49283 101111 6291 12583 25166 50332 110000 6423 12845 25690 , 12059 24117 48234 101110 6160 12321 24642 49283 101111 6291 12583 25166
Motorola
Original
DSA0039266

CDM4

Abstract: SDS4 C1 . . . . . . . . . . . . . . . . . . . . . 12.3.2.1 DRx - Diagnosis Registers Contents . . . . . . , maximum allowed load inductance is limited. Vbat ID OUT V L, RL V DS DScl GND , equation: V batt ­ V DScl RL IL L E = V DS(CL) - ln 1 ­
Infineon Technologies
Original
TLE8110EE CDM4 SDS4 C1 TLE8110 PG-DSO-36-41 5MIO

8258 rts

Abstract: XC68341FT16 (Figure 3-12) shows incorrect timing for DS, UWE, and LWE. On page 3-28, the M68000 write cycle timing , SIZ1 BYTE WORD SIZ0 R/W AS CSx DS AS68K UDS, LDS UWE LWE DSACK DTC D15­D8 , S0 S2 CLKOUT A31­A2 A1 A0 FC3­FC0 SIZ1 BYTE WORD SIZ0 R/W AS68K CSx DS , 6029 24117 48234 96469 46 770 1540 6160 12321 24642 3080 6160 24642 , respective data register. This places port pin transitions at roughly the same time DS negates for the data
Motorola
Original
8258 rts

RMC 927

Abstract: M68000 (Figure 3-12) shows incorrect timing for DS, UWE, and LWE. On page 3-28, the M68000 write cycle timing , SIZ1 BYTE WORD SIZ0 R/W AS CSx DS AS68K UDS, LDS UWE LWE DSACK DTC D15­D8 , S0 S2 CLKOUT A31­A2 A1 A0 FC3­FC0 SIZ1 BYTE WORD SIZ0 R/W AS68K CSx DS , 6029 24117 48234 96469 46 770 1540 6160 12321 24642 3080 6160 24642 , respective data register. This places port pin transitions at roughly the same time DS negates for the data
Motorola
Original
RMC 927 3932 motorola 75497

MC68349FT25A

Abstract: TH 9437 DS negates for the data register write On pages 4-14 and 4-15, the column for W=1:Z=0:X=1 - note , 11796 23593 12059 24117 6160 29360 6291 31457 12321 24642 12583 25166 6423
Freescale Semiconductor
Original
MC68349FT25A TH 9437 mc68349 users manual MC68349FT25 MC68340 MC68349 SIM49

MC68HC681

Abstract: CS10 11796 23593 47186 101101 6029 12059 24117 48234 101110 6160 12321 24642 , asserted in a write cycle. 5.5.1.4 Data Strobe Data strobe (DS) is a timing signal. For a read cycle, the MCU asserts DS to signal an external device to place data on the bus. DS is asserted at the same time as AS during a read cycle. For a write cycle, DS signals an external device that data on the bus is , MCU asserts DS one full clock cycle after the assertion of AS during a write cycle. 5.5.1.5 Read
-
Original
CS10 MC68336/376

MC68349FT25A

Abstract: 7209 1507 6029 12059 24117 46 770 1540 6160 12321 24642 3080 6160 24642 , DS negates for the data register write - note this output delay is not currently specified in the
Motorola
Original
7209 DSA0039274 MC68349FT16V motorola 1802 processor 864A-03 60817 MC68349UMAD/AD MC68349UM/AD 3FF00

MC68HC681

Abstract: CS10 48234 101110 6160 12321 24642 49283 101111 6291 12583 25166 50332 , asserted in a write cycle. 5.5.1.4 Data Strobe Data strobe (DS) is a timing signal. For a read cycle, the MCU asserts DS to signal an external device to place data on the bus. DS is asserted at the same time as AS during a read cycle. For a write cycle, DS signals an external device that data on the bus is , asserts DS one full clock cycle after the assertion of AS during a write cycle. Freescale
Motorola
Original

MC68376

Abstract: 527 MOSFET TRANSISTOR motorola 11796 23593 47186 101101 6029 12059 24117 48234 101110 6160 12321 24642 , asserted in a write cycle. 5.5.1.4 Data Strobe Data strobe (DS) is a timing signal. For a read cycle, the MCU asserts DS to signal an external device to place data on the bus. DS is asserted at the same time as AS during a read cycle. For a write cycle, DS signals an external device that data on the bus is , MCU asserts DS one full clock cycle after the assertion of AS during a write cycle. 5.5.1.5 Read
Motorola
Original
MC68376 527 MOSFET TRANSISTOR motorola DSA0039270

CSBARBT

Abstract: A-18 . 7-9 7.5.1 Synchronization with AS or DS , BGACK/CS2 BG/CS1 BR/CS0 ADDR[18:0] SIZ1 SIZ0 EBI AS DS RMC AVEC DSACK1 DSACK0 SIZ1 SIZ0 AS DS RMC AVEC DSACK1 DSACK0 CONTROL PORT E ADDR[23:0] SIM DATA[15:0] DATA[15 , :6] CS[8:6] CS[9:6] CS[10:6] DSACK0, DSACK1, AVEC, DS, AS, SIZE IRQ[7:1] MODCLK Test Mode
Freescale Semiconductor
Original
CSBARBT A-18

M6800 programming manual

Abstract: OP042 . 7-9 7.5.1 Synchronization with AS or DS , [18:0] SIZ1 SIZ0 EBI AS DS RMC AVEC DSACK1 DSACK0 SIZ1 SIZ0 AS DS RMC AVEC DSACK1 , , AVEC, DS, AS, SIZE IRQ[7:1] MODCLK Test Mode Disabled VCO = System Clock Background Mode Disabled
Motorola
Original
M6800 programming manual OP042 CHIP-SELECT CSBARBT 1E76 smt diode S4 8k CIRCUIT diagram tv sharp 21 BG 12

MC68340FE16B

Abstract: MC68340PV 9175 9437 9699 9961 10224 10486 10748 11010 11272 11534 11796 12059 12321 12583 12845 13107 13369 13631 , roughly the same time DS negates for the data register write - note this output delay is not currently , ] sizi Z ] sizo 1 DS TOP VIEW MC68340PV C l X2IZ sas [Z CTS8 C RTSS TxOB 20 IZ IZ 25
-
OCR Scan
MC68340FE16B MC68340UMAD/AD 3FF04-3FFFD

mc68340fe16b

Abstract: 69206 7864 7864 15729 31457 46 6160 12321 24642 24642 49283 98566 15 2097 , the respective data register. This places port pin transitions at roughly the same time DS negates , SIZ1 CS2 105 IRQ3 CS3 RMC R/W SIZ0 DS 5 AS VCC BGACK BG IRQ5 IRQ6 IRQ7
Freescale Semiconductor
Original
a23 380-1 MC68340FE16c cs2105 MC68340RP25 mc68340rp MC68340RP8V

filter 4800 MHz

Abstract: MC68340PV16 7864 7864 15729 31457 46 6160 12321 24642 24642 49283 98566 15 2097 , roughly the same time DS negates for the data register write - note this output delay is not currently , Pack (PV Suffix). 109 108 115 CS1 SIZ1 CS2 105 IRQ3 CS3 RMC R/W SIZ0 DS 5
Motorola
Original
filter 4800 MHz MC68340PV16
Showing first 20 results.