500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
STELLARIS-3P-CODER-DPROBE430-DEVBD Texas Instruments Red Suite 2
CYCLONE-3-MERCURYCODE-REF Texas Instruments Cyclone III-based MercuryCode
TMS32C6415CGLZW5E0 Texas Instruments Fixed-Point Digital Signal Processor 532-FCBGA
TMS320C6412ZDK600 Texas Instruments Fixed-Point Digital Signal Processor 548-FCBGA
V62/05607-04XA Texas Instruments Enhanced Product Fixed-Point Digital Signal Processor 532-FCBGA -40 to 85
TMX320C6205GHK Texas Instruments Fixed-Point Digital Signal Processor 288-BGA MICROSTAR 0 to 0

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : DIGITAL_POL_EVAL_KIT Supplier : GE Critical Power Manufacturer : Avnet Stock : 5 Best Price : $104.7059 Price Each : $104.7059
Part : DIGITAL_POL_EVAL_KIT Supplier : GE Critical Power Manufacturer : Avnet Stock : - Best Price : €115.1152 Price Each : €143.8940
Part : SAF360X SATURN DIGITAL EVALUATION B Supplier : NXP Semiconductors Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : 580 DIGITAL MICRO-OHMMETER Supplier : Keithley Instruments Manufacturer : Newark element14 Stock : - Best Price : - Price Each : -
Part : PIFACE DIGITAL 2 Supplier : PiFace Manufacturer : Newark element14 Stock : - Best Price : $32.99 Price Each : $32.99
Part : SPK-MT-DIGITAL Supplier : Chatillon Force Measurement Manufacturer : Newark element14 Stock : - Best Price : $745.00 Price Each : $745.00
Part : DIGITAL 2000 A XT Supplier : ERSA Löttechnik Manufacturer : element14 Asia-Pacific Stock : - Best Price : $1,685.3500 Price Each : $1,854.6720
Part : DIGITAL 20A 84 Supplier : ERSA Löttechnik Manufacturer : element14 Asia-Pacific Stock : 1 Best Price : $605.9920 Price Each : $605.9920
Part : DIGITAL 20A64 Supplier : ERSA Löttechnik Manufacturer : element14 Asia-Pacific Stock : - Best Price : $688.4880 Price Each : $688.4880
Part : PIFACE DIGITAL 2 Supplier : PiFace Manufacturer : element14 Asia-Pacific Stock : 196 Best Price : $42.44 Price Each : $42.44
Part : DIGITAL 20A 84 Supplier : ERSA Löttechnik Manufacturer : Farnell element14 Stock : 8 Best Price : £276.4500 Price Each : £285.00
Part : PIFACE DIGITAL Supplier : PiFace Manufacturer : Farnell element14 Stock : - Best Price : £21.21 Price Each : £21.21
Part : PIFACE DIGITAL 2 Supplier : PiFace Manufacturer : Farnell element14 Stock : - Best Price : £21.21 Price Each : £21.21
Part : DIGITAL_POL_EVAL_KIT Supplier : GE Power Electronics Manufacturer : Sager Stock : 1 Best Price : $119.04 Price Each : $130.45
Shipping cost not included. Currency conversions are estimated. 

digital clock vhdl code

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: clock cycles. Fully synthesizable Verilog/VHDL code is available for the reference design. Virtex-II , MHz data rate using the DDR mode with a 72-bit wide bus. Fully synthesizable Verilog/VHDL code is , implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock Manager (DCM) provides the , /VHDL code is available for the reference design. XAPP254: SiberCAM Interface for Virtex-II Devices , cascade of SiberCAM modules. This Verilog/VHDL code is fully synthesizable, and the design is implemented Xilinx
Original
16 word 8 bit ram using vhdl vhdl code for phase shift verilog code for 16 bit ram vhdl code for memory in cam ternary content addressable memory VHDL verilog code for 16 bit shifter XAPP252 GS8170D B-333 XAPP253 XAPP251 XAPP268
Abstract: Digital Design Using Digilent FPGA Boards â"' VHDL / Active-HDL Edition Table of Contents 1. Introduction 1.1 Background 1.2 Digital Logic 1.3 VHDL 1 1 5 8 2. Basic Logic Gates 2.1 Truth , Add 3 Algorithm Gray Code Converters VHDL Examples Example 16 â'" 4-Bit Binary-to-BCD Converter , Example 47 â'" Debounce Pushbuttons Example 48 â'" Clock Pulse Counters Arbitrary Waveform VHDL , Morganâ'™s Theorem 2.3 Sum of Products Design 2.4 Product of Sums Design VHDL Examples Example 1: 2 Digilent
Original
vhdl code for 16 BIT BINARY DIVIDER vhdl code for multiplexer 32 BIT BINARY VHDL code for PWM vhdl code for multiplexer 32 to 1 vhdl code for motor speed control PWM code using vhdl
Abstract: ADC in a portable handheld application. This document provides an explanation of the VHDL code for the CoolRunner CPLD. All related source code is provided for download. To obtain the VHDL code described in this document, go to section VHDL Code Download, page 27 for instructions. Overview , R Usage Serial ADC Interface Using a CoolRunner CPLD The VHDL code distributed with this , section of the VHDL code can be edited to specify various aspects of the ADS7870 which include: · Xilinx
Original
XAPP355 adc controller vhdl code vhdl code for time division multiplexer handspring adc vhdl source code adc vhdl TC55V400AFT
Abstract: digital LTC bitstream. See the application note. 1 Longitudinal Time Code Generator Figure 1 , set to 1, LTC transmission begins at next frame 27 Mhz video clock Digital LTC output LTC , Longitudinal Time Code Generator September 25, 2000 Product Specification AllianceCORETM , under terms of the SignOnce IP License SMPTE/EBU Longitudinal Time Code time code generator Lock on external (video) reference PAL/NTSC support 27 Mhz clock input for internal timing Five 16-bit double Xilinx
Original
12M-1995 vhdl code for 9 bit parity generator vhdl code for frame synchronization vhdl code for 8 bit parity generator biphase mark vhdl biphase mark encoder vhdl 8 bit parity generator code B-4430 4000XLA V100-4 2S15-5 4013XLA-07 S05XL-4
Abstract: applications · One conversion per clock cycle-throughput · Low latency: 6 clock cycles · VHDL source code , Core Design Document Design File Formats VHDL source code, EDIF netlist Constraints File rgb2yrb.ucf Verification Testbench, test vectors Instantiation VHDL, Verilog Templates Reference designs , Output modulation from digital RGB source Table 1: Core Implementation Data Supported Device Clock , Supports 4000X, Spartan, SpartanTM-II, VirtexTM, and VirtexTM-E devices · Converts digital RGB to digital Xilinx
Original
xilinx vhdl code for digital clock vhdl code for modulation color space converter verilog converter diagram digital clock verilog code vhdl code for digital clock V100E-8 V50-6 4000E/EX/XL/XLA 4036XL-08 S20-4
Abstract: applications One conversion per clock cycle-throughput Low latency: 6 clock cycles VHDL source code and , Design Document Design File Formats VHDL source code, EDIF netlist Constraints File rgb2yrb.ucf Verification Testbench, test vectors Instantiation VHDL, Verilog Templates Reference designs & None , digital RGB source Table 1: Core Implementation Data Supported Device Clock Family Tested CLBs , · · · · Available under terms of the SignOnce IP License Converts digital RGB to digital Xilinx
Original
rgb to component converter ic image processing verilog code
Abstract: ADC in a portable handheld application. This document will provide an explanation of the VHDL code , SRAM Figure 1: High Level Block Diagram Usage The VHDL code distributed with this document is , VHDL code can be edited to specify various aspects of the ADS7870 which include: · Initialization , conversion results should be written Designers who do not wish to understand the VHDL code in detail can , digital serial port interface. The serial interface is comprised of four pins: SCLK (Serial Data Clock Xilinx
Original
analog to digital converter vhdl coding adc controller vhdl code download vhdl code 16 bit processor serial adc parallel to serial conversion vhdl XAPP146
Abstract: VHDL (or Verilog) source code described in this document, go to section VHDL (or Verilog) Code , Manchester code defined Non-return to Zero (NRZ) and Manchester codes are used in digital systems to , . The frequency response of Manchester code ranges from clock/2, occurring when the data pattern is , are used to define the size/boundary of a data cell. With a nonself clocking code, since the clock and , Verilog) Code Download Manchester Encoder-Decoder for Xilinx CPLDs VHDL (or Verilog) source code Xilinx
Original
cyclic redundancy check verilog source vhdl code manchester encoder vhdl code for manchester decoder vhdl code for clock and data recovery verilog code for uart communication vhdl manchester XAPP339 XC9572 XCR3064XL XC2C64
Abstract: · · · · Converts digital component video (YCrCb) to digital RGB Optimized for specific Xilinx architectures High-speed operation for HDTV applications One conversion per clock cycle-throughput Low latency: 6 clock cycles All outputs properly limited - No external logic needed to handle these conditions VHDL source code and testbench included with core Core Specifics See Table 1 Provided with Core Documentation Core Design Document Design File Formats VHDL source code, EDIF Xilinx
Original
YCRCB2RGB Cb-128 verilog code for image processing ycrcb rgb vhdl
Abstract: discussed. The code can be compiled into either the Xilinx XC9572 or XCR3064XL CPLD. To obtain the VHDL (or Verilog) source code described in this document, go to section "VHDL (or Verilog) Code Download" on page , Non-Return to Zero code are given. Target applications of Manchester code are discussed. Verilog and VHDL , Manchester code ranges from clock/2, occurring when the data pattern is alternating "1s" and "0s", to clock , nonself clocking code, since the clock and data are distinct, there can be skew between clock and data Xilinx
Original
manchester verilog decoder manchester code verilog line code manchester vhdl code for nrz Manchester code xilinx uart verilog code
Abstract: Preliminary VHDL models of commonly used digital functions 12.3 Gray code counter The vhld source is , digital functions 13.0 Clock Dividers 13.1 Divide by 3 circuit The vhdl source is - Philips , APPLICATION NOTE CPLDs VHDL models of commonly used digital functions for targeting Philips , VHDL models of commonly used digital functions CPLDs INTRODUCTION This application note provides VHDL models,test fixtures, and simulation results for many commonly used digital functions.In Philips Semiconductors
Original
VHDL code for traffic light controller vhdl code for 4 bit barrel shifter vhdl code for 8 bit barrel shifter vhdl code for demultiplexer vhdl code for 16 bit barrel shifter vhdl code for a 9 bit parity generator
Abstract: discussed. The code can be compiled into either the Xilinx XC9572 or XCR3064XL CPLD. To obtain the VHDL (or Verilog) source code described in this document, go to section "VHDL (or Verilog) Code Download" on page , Non-Return to Zero code are given. Target applications of Manchester code are discussed. Verilog and VHDL , Manchester code ranges from clock/2, occurring when the data pattern is alternating "1s" and "0s", to clock , nonself clocking code, since the clock and data are distinct, there can be skew between clock and data Xilinx
Original
manchester encoder vhdl manchester encoder manchester encoder xilinx generation circuit of manchester vhdl code for uart communication manchester decoder
Abstract: · · · · · Available under terms of the SignOnce IP License Converts digital component video (YCrCb) to digital RGB Optimized for specific Xilinx architectures High-speed operation for HDTV applications One conversion per clock cycle-throughput Low latency: 6 clock cycles All outputs properly limited - No external logic needed to handle these conditions VHDL source code and testbench included , Design File Formats VHDL source code, EDIF netlist Constraints File yrb2rgb.ucf Verification Xilinx
Original
Abstract: fax id: 6252 1CY 312 5 CY3120 Warp2® VHDL Compiler for PLDs - Ability to probe internal nodes Features - Display of inputs, outputs, and High Z signals in different colors · VHDL , Automatic clock and pulse creation - Waveform to JEDEC test vector conversion utility - Designs are , facilitating modular design methodology · Warp2® provides synthesis of IEEE standards 1076 and 1164 VHDL , Several design entry methods support high and low-level design descriptions: - Behavioral VHDL Cypress Semiconductor
Original
vhdl code for shift register vhdl code for vending machine VENDING MACHINE vhdl code vhdl code for half adder how vending machine work vhdl code for soda vending machine 100-M MAX340 FLASH370
Abstract: Verilog or VHDL code. A hand-placed version of the design runs at 170 MHz in the -6 speed grade. XAPP132 , digital dedicated on-chip Delay-Locked Loop (DLL) circuits providing zero propagation delay, low clock , code (VHDL or Verilog) as well as "C" code are provided to augment the development of Handspring , FIFOs using the Block SelectRAM+ memory in the Spartan-II FPGAs. Verilog and VHDL code is available for , configured to test the board interconnect, and then reconfigured for operation. XAPP008 Complex Digital Xilinx
Original
XAPP029 verilog rtl code of Crossbar Switch XAPP172 vhdl code for pn sequence generator Insight Spartan-II demo board verilog code for cdma transmitter Q4-01 XAPP004 XAPP005 XC3000 XAPP007 XAPP009
Abstract: fax id: 6252 CY3120 Warp2® VHDL Compiler for PLDs - Ability to probe internal nodes Features - Display of inputs, outputs, and High Z signals in different colors · VHDL (IEEE 1076 and 1164) high-level language compiler - Facilitates device independent design - Automatic clock and , design methodology · Warp2® provides synthesis of IEEE standards 1076 and 1164 VHDL including: - , entry methods support high and low-level design descriptions: - Behavioral VHDL (IF.THEN.ELSE Cypress Semiconductor
Original
drinks vending machine circuit FSM VHDL vending machine using fsm vhdl implementation for vending machine vending machine hdl easy examples of vhdl program
Abstract: this document are trademarks of their respective owners. Source code: VHDL Source Code or/and VERILOG Source Code or/and Encrypted, or plain text EDIF netlist VHDL & VERILOG test bench environment , of use limitations. Single Design license for VHDL, Verilog source code called HDL Source , operation is pipelined to 3 levels. Input data are fed every clock cycle. The first result appears after latency equal to 3 clock periods and next results are available each clock cycle. Full precision and Digital Core Design
Original
IEEE-754 FLEX10KE APEX20K APEX20KE APEX20KC ieee floating point vhdl floating point verilog ieee floating point verilog
Abstract: Data Communication (Telecom and Datacom) Digital Signal Processing (DSP) For additional details on , .173 Standard Blocks Digital Modulator , . .188 Digital Design & Development , optimized netlist that can be used without risk of changes during design processing. Although VHDL and Verilog HDL files are available from most partners, a source code license is usually more expensive than a Altera
Original
lms algorithm using verilog code lms algorithm using vhdl code verilog code for lms adaptive equalizer digital IIR Filter VHDL code 8086 microprocessor based project verilog code for fir filter using DA
Abstract: specification Arbitration and clock synchronization The DI2CMS is a technology independent VHDL or , systems DELIVERABLES Source code: VHDL Source Code or/and VERILOG Source Code , email support VHDL, Verilog source code called HDL Source Low-power applications , latest I2C specification including clock synchronization, arbitration, multi-master systems and , ) Allows operation from a wide range of input clock frequencies KEY FEATURES Support for Digital Core Design
Original
vhdl code for i2c verilog code for I2C MASTER slave vhdl code for i2c Slave vhdl code for simple microprocessor vhdl code for i2c register verilog code for I2C MASTER
Abstract: digital synthesis (DDS) based receiver, the jitter tolerance is reduced by the reference clock period , compliant digital clock data recovery (CDR) circuit and jitter attenuator for 2.048 Mb/s (E1) and 1.544 Mb , ) is used to extract the clock. This LIU can be removed by using the code provided with the reference , on DT_OUT when the digital CDR is locked. The extracted clock appears on TST_CLK_OUT. The required , clock frequencies can be used by changing the parameters of the CDR. Refer to "Digital VCO," page 8 Xilinx
Original
XAPP868 vhdl code for All Digital PLL vhdl code for phase frequency detector vhdl code for 16 prbs generator prbs generator using vhdl vhdl code for DCO E1 pdh vhdl
Showing first 20 results.