500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
DLACE-X2-UT1 Lattice Semiconductor Corporation IP CORE DEINTERLACER XP2 visit Digikey Buy
DLACE-E3-UT1 Lattice Semiconductor Corporation IP CORE DEINTERLACER ECP3 visit Digikey Buy
DLACE-P2-UT1 Lattice Semiconductor Corporation IP CORE DEINTERLACER ECP2 visit Digikey Buy
DLACE-PM-UT1 Lattice Semiconductor Corporation IP CORE DEINTERLACER ECP2M visit Digikey Buy

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : EFR-DI-DEINTERLACER-SITE Supplier : Xilinx Manufacturer : Avnet Stock : - Best Price : $807.0400 Price Each : $807.0400
Shipping cost not included. Currency conversions are estimated. 

deinterlac

Catalog Datasheet MFG & Type PDF Document Tags

sphe8200

Abstract: SPHE8200A DVD-Video, DVD-Audio, Super Video CD, de-interlacing hardware allows high quality DVD playback. The , Display Embedded Audio Processor supports multiple audio standards - De-interlacing of interlaced , filtering d chroma resampl de-interlac CIF and horizonta expansio to display interface de-interlac buffer Decoding control 5.12. Audio DSP Figure 5-8: architecture of video decoding
Sunplus Technology
Original
SPHE8200A sphe8200 5.1ch i2s audio amplifier sunplus* DVD 1755MHz atapi SPCE8200A

STK6005

Abstract: pvde2 .12 5.4 De-Interlace , ) B = Y + 1.732 (Cb ­ 128) 5.4 De-Interlace For interlace input, the input image is separated into , to enable a de-interlace function. 5.5 Input Synchronous Signals Processing STK6005 provides a , / negative R/W 1 : to enable a de-interlace function [4] [3] [2] [1] [0] L1Odd HalfOdd AdjEvenF
Syntek Semiconductor
Original
pvde2 STK600 YUV-16 CCIR-656 OSD microcontroller pht 094 STK6005F

ST20

Abstract: st20 Application CPU deinterlacing ­ Programmable Resolution up to 1920x1024, all standard displays are supported: teletext 1.5
STMicroelectronics
Original
ST20 st20 Application CPU stv2310 stv3500 bt.656 to RGB display 120 H100 STV3500 100/120-H 100-H 50/60-H

WIS Technologies

Abstract: ad286 (high quality) WIS-patented de-interlace and 4:2:2 to 4:2:0 conversion Optional 1:2 horizontal
WIS Technologies
Original
WIS Technologies ad286 GO7007 AD10 AD11 AD12 CCIR-601

ab293

Abstract: nec j303 video quality, even at very low bit rates. The motion-compensated de-interlacing (MCDI) TrueScanTM Pro
National Semiconductor
Original
SC3200 ab293 nec j303 intel 945 crb SC3200UCL-266 481-TEPBGA

MR71

Abstract: 48 Lead Ceramic Quad Flatpack .3 transmitter with HDCP content protection · High performance de-interlacer with 480i or 1080i to480p/720p , picture-in-graphics · 32-bit 33 MHz PCI controller · High-performance de-interlacing supports 480i to 480p/720p
Analog Devices
Original
ADV7192 PAL-60 MR71 48 Lead Ceramic Quad Flatpack 10bit dac i2c BT656 L76F1 C00229 ST-80

8602

Abstract: DMN-8602 immunity · Programmable de-interlace phase. East-West correction · DC coupled EW correction to prevent , . 1 Line start enabled: the soft start mechanism is now activated. 0 De-interlace on: the VA pulse is sampled at a position selected with control bit DIP. 1 De-interlace off: the VA pulse is , DINT de-interlace BLDS bleeder mode selection GBS guard band selection VAP , protection/detection mode DIP de-interlace phase CPR compression on/off VPR vertical power
LSI Logic
Original
DMN-8602 8602 lsi logic 8602 8602 data sheet usb av dvd cd encoder aac layer 2 I20110

CX24500

Abstract: DVB-S2 demodulator de-interlacing capability Genesis Microchip 165 Commerce Valley Dr. West, Thornhill, ON Canada L3T 7V8 Tel
Conexant Systems
Original
CX24500 ARM1176 DVB-S2 demodulator CX20548 ARM1176 dhrystone VOICE RECORDER IC cx24500* ARM1176 264/VC-1 550MH PBR-201087

md 5408

Abstract: SCAT CODE 4448 · Spatial de-interlacing of video inputs · Corrected spatial positioning of odd and even input , Non-interlaced zoom · De-interlacing zoom · Display Synchronization Modes · Frame Sync: input & output frame
STMicroelectronics
Original
2C206 PBGA388 md 5408 SCAT CODE 4448 PCIM 164 HD 5888 GE 8352 7830A 64-BIT 135MH CD0113BTC3

EHT COIL

Abstract: monitor EHT high EMC immunity · Programmable de-interlace phase. East-West correction · DC coupled EW correction , . 1 Line start enabled: the soft start mechanism is now activated. 0 De-interlace on: the VA pulse is sampled at a position selected with control bit DIP. 1 De-interlace off: the VA pulse is , DINT de-interlace BLDS bleeder mode selection GBS guard band selection VAP , select CSU clamping suppression mode PRD protection/detection mode DIP de-interlace
Philips Semiconductors
Original
TDA9150B EHT COIL monitor EHT C105 R105 R117 TDA8350 SCD33

LVDS connector GVIF

Abstract: gmB135 0 interlace 1 de-interlace 1 multi-sync function switched on Table 35 Soft clipping , 13. Table 30 De-interlace phase Table 37 Start line blanking (15 steps; 2 line locked clock
Genesis Microchip
Original
C0019-PBR-01B CCIR601 LVDS connector GVIF gmB135 Serial RGB 8bit CCIR601 genesis lcd controller GVIF connector gmB120 292-P NEC98

composite to rgb converter ic

Abstract: GMZ2A De-interlacing Processing Integrated x186 based microprocessor with rich function library Per Pixel Motion Adaptive De-interlacing (MADi) up to 1080i format Format conversion up to SXGA resolutions
Genesis Microchip
Original
SED-0221-D composite to rgb converter ic GMZ2A Genesis Microchip osd gmz2 rgb 18 bit to lvds Sync generator rgb

RIVA 128 Programming Reference Manual

Abstract: samsung dvd Schematic circuit diagram Interlace 1 = DE-Interlace 14 (0E) 4/3 16/9 Selection 1 XXXX SXXX 0 = 4/3 (VOUT-Low = 2V) 1 =
STMicroelectronics
Original
CCIR656 RIVA 128 Programming Reference Manual samsung dvd Schematic circuit diagram mk2715 SAA7111A "pin compatible" SCHEMATIC nvidia graphics card flyback samsung diagram 128TM 128-BIT 100MH 230MH

BGA256

Abstract: MB86290A connected FRAME 41 O de-interlace output synchronized with the VSYNC pulse to produce a , address line 1 FRAME 41 O de-interlace output synchronized with the VSYNC pulse to produce a
Fujitsu
Original
MB86296S BGA256 MB86290A MB86292 MB86296 YUV422 MD63-58

TDA9151B

Abstract: EHT COIL deinterlacing, peaking DCTI Date: April 30, 2003 3 Application Note AN10233 Philips , compared to previous motion compensation ICs is EDDI (edge dependent deinterlacing). This function analyzes the progressive output signal of the standard deinterlacer and in case of staircases along an , . . 5.2.4 Deinterlacer . . . . . . . . . . . . . . . . . . . 5.2.5 Upconverter . . . . . . . . . , . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 Deinterlacing
Philips Semiconductors
Original
TDA9151B TV horizontal Deflection Systems BUS CONTROLLED VERTICAL DEFLECTION SYSTEM
Showing first 20 results.