500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
DOLPHIN-WUART-REF Texas Instruments Frequency Hopping Spread Spectrum (FHSS) Wireless UART Chipset Reference Design
LM339DBLE Texas Instruments Quad Differential Comparator 14-SSOP 0 to 70
CD74FCT574M96 Texas Instruments BiCMOS FCT Interface Logic Octal Non-Inverting D-Type Flip-Flops with 3-State Outputs 20-SOIC 0 to 70
LINUXDVSDK-OMAP Texas Instruments Linux Digital Video Software Development Kits
SN74F158AN Texas Instruments Quadruple 2-Line To 1-Line Data Selectors/Multiplexers 16-PDIP 0 to 70
TMS320C541PZ2-40 Texas Instruments Digital Signal Processor 100-LQFP

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : DATASV2-06-RE-PRO Supplier : IDEC Manufacturer : Sager Stock : - Best Price : $2278.48 Price Each : $2571.43
Shipping cost not included. Currency conversions are estimated. 

datasheet of 16450 UART

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: Capable of running all existing 16450 software · Fully Synchronous design. All inputs and outputs are based on the rising edge of clock · Adds or deletes standard asynchronous communication , Features The H16450S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16450 device. It performs serial-to-parallel conversion on data originating from modems or other , modems and other devices CAST, Inc. April 2002 Page 1 CAST H16450S Megafunction Datasheet Cast
Original
EPF10K30E EP20K30E EP1K10 baud rate generator vhdl R 433 transmitter block diagram verilog code for baud rate generator
Abstract: Capable of running all existing 16450 software · Adds or deletes standard asynchronous , Features The H16450 is a standard UART providing 100% software compatibility with the popular Texas Instruments 16450 device. It performs serial-toparallel conversion on data originating from modems or other , . March 2002 Page 1 CAST H16450 Megafunction Datasheet Pin Description Name MR CLK RCLK RD , *DLAB is the MSB of the Line Control Register Switching Characteristics Register Write The Address Cast
Original
verilog code for transmitter of 16450 UART vhdl code for serial transmitter
Abstract: original 16450 Universal Asynchronous Receiver Transmitter (UART) Functionally identical to the 16450 on , changed to allow signalling of DMA transfers The UART performs serial-to-parallel conversion on data , received from the CPU The CPU can read the complete status of the UART at any time during the functional , Capable of running all existing 16450 software Pin for pin compatible with the existing 16450 except for , 6 0 Pin Descriptions The following describes the function of all UART pins Some of these National Semiconductor
Original
diagrams of 16450 UART National Semiconductor PC16550D UART PC16550D AN-628 NS16550A AN-692 AN-739 RS-232C
Abstract: interfaces are options. UART with FIFOs Core Features · · · · · · · Capable of running all existing 16450 and 16550a software Fully Synchronous design. All inputs and outputs are based on rising edge of , H16550S General Description The H16550S is a standard Universal Asynchronous Receiver/Timer (UART , character mode or in 16550compatible FIFO mode, where an internal FIFO relieves the CPU of excessive , of interrupts presented to the CPU Adds or deletes standard asynchronous communication bits (start Cast
Original
16550A UART texas instruments APA150-STD AX500-3 A54SX32A-3 RT54SX32S-2
Abstract: and software functionality of the National Semiconductor 16550 UART, which works in both the 16450 and , conversion on characters received from a modem or serial peripheral. The AXI UART 16550 is capable of , monitored by the internal register set. The AXI UART 16550 is capable of signaling receiver, transmitter and , between a user IP core and the AXI interface standard. To simplify the process of attaching the AXI UART , , programmable Baud Generator and Modem logic modules. The UART16550 module of AXI UART 16550 can be configured Xilinx
Original
XC6SLX16-CSG324 XC6SLX16CSG324 uart 16550 16550 uart timing HOLDING XC7K410TFFG676-3 DS748 TM-7000
Abstract: change without notice. All the trademarks of products and companies mentioned in this datasheet belong to , Devices for Portable Applications General Description Winbond's PC8739x family of LPC SuperI/O devices is targeted for a wide range of portable applications. PC99 and ACPI compliant, the PC8739x family , , IrDA 1.1 compliant), GeneralPurpose Input/Output (GPIO) support for a total of 32 ports, Interrupt , . The feature lists for other PC8739x devices may differ. See the table on page 3 for a list of features Winbond Electronics
Original
N82077 NEC floppy drive pc87393 PC87391 PC87392 PC87393 PC87393F 100-P PC8739
Abstract: D16950 Configurable UART with FIFO ver 1.02 OVERVIEW The D16950 is a soft core of a Universal , . The CPU can read the complete status of the UART at any time during the functional operation , registers that gives additional capabilities of configuration of UART work. Data transmission may be , KEY FEATURES Detection of bad data in receiver FIFO Software compatible with 16450, 16550 , features have been included): Transmitter FIFO - the Tx portion of the UART transmits data through SO Digital Core Design
Original
OX16C950 D16550 D16750 16650 uart uart 16650 timing vhdl code for fifo and transmitter test bench verilog code for uart 16550 uart 16750 baud rate "flow control" verilog code for 8 bit shift register D16450 D16552 D16752
Abstract: D16750 Configurable UART with FIFO ver 2.08 OVERVIEW The D16750 is a soft Core of a Universal , can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART , , change the FIFO size. So in applications with area limitation and where the UART works only in 16450 , BAUD clock line Two modes of operation: UART mode and FIFO mode In the FIFO mode Digital Core Design
Original
TL16C750 D16754 design IP Uarts using verilog HDL uart vhdl code fpga verilog hdl code for parity generator verilog code for 8 bit fifo register asynchronous fifo design in verilog D16X50
Abstract: D16550 Configurable UART with FIFO ver 2.20 OVERVIEW The D16550 is a soft Core of a Universal , can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART , FIFO size. So in applications with area limitation and where the UART works only in 16450 mode , configurable BAUD clock line Two modes of operation: UART mode and FIFO mode Majority Voting Digital Core Design
Original
TL16C550A test bench code for uart 16550 address generator logic vhdl code vhdl code for uart communication parallel to serial conversion verilog d16x vhdl 8 bit parity generator code
Abstract: UART works only in 16450 mode, disabling Modem Control and FIFO's allow to save about 50% of logic , D16550 Configurable UART with FIFO ver 2.03 OVERVIEW The D16550 is a soft Core of a Universal , can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART , a number of clock trees in complete system. KEY FEATURES Software compatible with 16450 and Digital Core Design
Original
verilog code for uart communication VHDL Bidirectional Bus verilog hdl code for uart FLEX10KE APEX20KE APEX20KC
Abstract: D16550 Configurable UART with FIFO ver 2.08 OVERVIEW The D16550 is a soft Core of a Universal , can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART , FIFO size. So in applications with area limitation and where the UART works only in 16450 mode , capability Separate configurable BAUD clock line Two modes of operation: UART mode and FIFO Digital Core Design
Original
vhdl code for asynchronous fifo uart vhdl fpga APEX20K vhdl code for 8 bit parity generator uart false start
Abstract: D16750 Configurable UART with FIFO ver 2.20 OVERVIEW The D16750 is a soft Core of a Universal , can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART , , change the FIFO size. So in applications with area limitation and where the UART works only in 16450 , BAUD clock line Two modes of operation: UART mode and FIFO mode In the FIFO mode Digital Core Design
Original
16750 UART texas instruments uart 16750 uart 16750 baud rate vhdl code for 8 bit shift register digital modem VHDL code TL16C750A
Abstract: Serial Ports and GPIOs General Description Outstanding Features The WPCN381U, a member of the , Serial Ports and General-Purpose Input/Output (GPIO) support for a total of 11 ports. Pin and , CLKRUN and LPCPD signals) The WPCN381U is a "no-frills" solution for the new generation of notebook , 16550A and the 16450 - Shadow register support for write-only bit monitoring - FIR IrDA 1.1 compliant - HP-SIR - ASK-IR option of SHARP-IR - DASK-IR option of SHARP-IR - Consumer Remote Control Winbond Electronics
Original
wpct200 winbond* wpct200 WPCT winbond tpm 16550A LPC bus PC2001 WPCT200 WPC876
Abstract: GPIOs General Description The PC87381, a member of the Winbond LPC SuperI/O family, is targeted for , total of 11 ports. The PC87381 minimizes the number of legacy devices on the motherboard, thus taking , ) - Software compatible with the 16550A and the 16450 - Shadow register support for write-only bit monitoring - UART data rates up to 1.5 Mbaud 11 General-Purpose I/O (GPIO) Ports - Six support assert IRQ , mechanism Strap Configuration - Base Address (BADDR) strap to determine the base address of the Index-Data Winbond Electronics
Original
RC6 Infrared
Abstract: compatible with 16450 and 16550 UARTs Two modes of operation: UART mode and FIFO mode , Configurable UART with FIFO ver 1.05 OVERVIEW The D16550 is a soft Core of a Universal , can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART , 16450 mode, disabling Modem Control and FIFO's allow to save about 50% of logic resources Digital Core Design
Original
vhdl code for 8-bit parity generator UART using VHDL vhdl code for 6 bit parity generator verilog code for uart uart verilog code parallel to serial conversion vhdl
Abstract: compatible with the 16550A and the 16450 - Shadow register support for write-only bit monitoring - UART , change without notice. All the trademarks of products and companies mentioned in this datasheet belong to , Description The PC87383, a member of the Winbond LPC SuperI/O family, is targeted for a wide range of , of 21 ports. Outstanding Features LPC bus interface, based on Intel's LPC Interface , EPP 1.7 and EPP 1.9 - Supports EPP as mode 4 of the Extended Control Register (ECR) - Selection of Winbond Electronics
Original
87383
Abstract: D16450 Configurable UART ver 2.07 OVERVIEW The D16450 is a soft Core of a Universal Asynchronous Receiver/Transmitter (UART) functionally identical to the TL16C450. D16450 performs , and condition of the transfer operations being performed by the UART, as well as any error , compatible with 16450 UART Configuration capability Separate configurable BAUD clock line , UART Mode Design UARTS number The family of DCD D16X50 UART IP Cores combine a Digital Core Design
Original
verilog code 16 bit processor verilog code for ring counter design of UART by using verilog modem system block diagram
Abstract: compatible with the 16550A and the 16450 - Shadow register support for write-only bit monitoring - UART , Infrared Port, Serial Port and GPIOs General Description The PC87382, a member of the Winbond LPC SuperI/O family, is targeted for a wide range of portable applications. The PC87382 is PC2001 and ACPI , compliant), Serial Port, and General-Purpose Input/Output (GPIO) support for a total of eight ports. The PC87382 enables glueless implementation of an LPCto-LPC Switch between the motherboard LPC bus and the Winbond Electronics
Original
87382DG Winbond LPC hot 2727
Abstract: of the PC16550D Universal Asynchronous Receiver Transmitter (UART) The two serial channels are , Dual independent UARTs Capable of running all existing 16450 and PC16550D software After reset all registers are identical to the 16450 register set Read and write cycle times of 84 ns In the FIFO mode , Status Interrupt is enabled two types of DMA transfer via FCR3 When operating as in the 16450 Mode , functionally identical to the 16450 Each channel can operate with on-chip transmitter and receiver FIFOs (FIFO National Semiconductor
Original
PC16552D COP800 AN-770 PC16552C AN-798 AN-876
Abstract: 16450 - Shadow register support for write-only bit monitoring - UART data rates up to 1.5 Mbaud IEEE , change without notice. All the trademarks of products and companies mentioned in this datasheet belong to , of the Winbond LPC SuperI/O family, is targeted for a wide range of notebook and docking applications , , Parallel Port and General-Purpose Input/Output (GPIO) support for a total of 21 ports. Outstanding , mode 4 of the Extended Control Register (ECR) - Selection of internal pull-up or pull-down resistor Winbond Electronics
Original
pc87384 ACPI CIRCUIT DIAGRAM clkrun PC87384
Showing first 20 results.