500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
LMP7300MM/NOPB Texas Instruments Micropower Precision Comparator and Precision Reference with Adjustable Hysteresis 8-VSSOP -40 to 125 visit Texas Instruments
LMV7231SQE/NOPB Texas Instruments Hex Window Comparator with 1.5% Precision and 400mV Reference 24-WQFN -40 to 125 visit Texas Instruments Buy
LMP7300MME/NOPB Texas Instruments Micropower Precision Comparator and Precision Reference with Adjustable Hysteresis 8-VSSOP -40 to 125 visit Texas Instruments Buy
LMV7231SQ/NOPB Texas Instruments Hex Window Comparator with 1.5% Precision and 400mV Reference 24-WQFN -40 to 125 visit Texas Instruments
LMV7231SQX/NOPB Texas Instruments Hex Window Comparator with 1.5% Precision and 400mV Reference 24-WQFN -40 to 125 visit Texas Instruments
LMP7300MMX/NOPB Texas Instruments Micropower Precision Comparator and Precision Reference with Adjustable Hysteresis 8-VSSOP -40 to 125 visit Texas Instruments

comparator using 2 xor gates

Catalog Datasheet MFG & Type PDF Document Tags

Applications of "XOR Gate"

Abstract: comparator using 2 xor gates Maxim/Dallas > App Notes > AMPLIFIER AND COMPARATOR CIRCUITS Keywords: comparators, exclusive-OR gates, XOR gates, frequency doublers Aug 27, 2004 APPLICATION NOTE 3327 Simple Circuit Doubles Input Frequency A simple circuit consisting of a comparator and an exclusive-OR gate is sufficient to , , C1, and comparator U1, the delay circuit drives the XOR gate's second input. A resistive divider , , pin 4 of the XOR gate is low but pin 5 is high, due to signal inversion by the comparator. The XOR
Maxim Integrated Products
Original

74573

Abstract: 74574 -Bit Magnitude Comparator Quad 2-Input XOR Gate Decade Counter 4-Bit Binary Counter Monostable Multivibrator , Summary NAND Gates NOR Gates AND Gates OR Gates XOR Gates Buffers Inverters Interface Devices , -Input NOR Gate Quad 2-Input XOR Gate Octal D-Type Flip-Flop Octal S-R Latch 4-Bit Binary Full Adder Hex , Flip-Flop ( Master / Slave ) BCD to Decimal Decoder 4-Bit Binary Counter Quad 2-Input XOR Gate 7 , -Input NAND Gate Hex Inverter Quad 2-Input XOR Gate Quad 2-Input OR Gate Dual 4-Input OR Gate Triple 3
-
Original

full subtractor circuit using xor and nand gates

Abstract: full subtractor circuit using nor gates clock & clear 4-bit magnitude comparator quad 2-input XOR gates 4-bit true/complement elements 8 , hard macros (Multiplexors, AND gates, OR gates, XOR gates, etc.) require only one piece of the Logic , example, 3-input gates are available with 0, 1, 2, and 3 inversion bubbles). The library also features , three input XOR (exclusive-or) and XNOR (exclusive-nor, also known as equivalence) gates. Their names , AND gates and a 3-input XOR gate can be packed into a single logic cell. 4-30 pASIC MACRO
QuickLogic
Original

full adder circuit using nor gates

Abstract: free transistor equivalent book Design Using FPGAs 1 Example 1 â'" Switches and LEDs 6 Example 2 â'" 2-Input Gates 11 Example 3 â , containing six different 2-input gates. Example 2a will show the simulation results using Aldec Active-HDL , ]), .or_(ld[2]), .xnor_(ld[1]), .xor_(ld[0]) ); Multiple-Input Gates 15 Example 3 , Detector In this example we will design a 2-bit equality detector using two NAND gates and an AND gate , contains over 75 examples including examples of using the VGA and PS/2 ports. Similar books that use VHDL
Digilent
Original

74684

Abstract: Multiplexer 74157 application primitive gates and registers using HDLs or schematics (i.e., create a gate-level design). Although , logic. By default, the MAX+PLUS II Compiler synthesizes mutually exclusive logic with XOR gates. When , XOR gates that feed combinatorial logic cells, thus decreasing the number of product terms needed by each logic cell. However, XOR gates can create static timing hazards, so you should weigh the tradeoff between logic utilization and XOR gate usage. Figure 2. Figure 2. XOR Synthesis Resources Settings
Altera
Original

A1020A

Abstract: CNT4A Logic M odule Macros (e.g., m ost gates, latches, multiplexors)1 s o li. «0 II 2 CM , odule Macros (e.g., adders, wide Input gates)1 Parameter tpD Output Net Typical FO = 1 6.9 FO = 2 7.0 FO , AND B. 2. O rder of operators in decreasing precedence is: NOT, AND, XOR and OR. 3. Signals expressed , -bit identity comparator 2-bit magnitude comparator with enable 4-bit magnitude comparator with enable 8 , Macros. T -4 6 -19-09 2-lnput Gates (Module Count = 1) AND2 N 1 y 1 B AND2AJ
-
OCR Scan

32 bit carry select adder in vhdl

Abstract: Design Using FPGAs 1 Example 1 â'" Switches and LEDs 6 Example 2 â'" 2-Input Gates 11 Example 3 â , different 2-input gates. Example 2a will show the simulation results using Aldec Active-HDL and Example 2b , multiple-input gates we can write the logic equation as . z , gates we can write the logic equation as . x(1) x(2) x(3) x(4) XOR 17 z Figure 3.5 , -bit equality detector By using two XNOR gates and an AND gate we can design a 2-bit equality detector as
Digilent
Original

A1020A

Abstract: Equivalent Gates TTL Equivalent Packages 20-Pin PAL Equivalent Packages A10M20A 2,000 6,000 50 15 , FADD32 7 120 160 4-bit identity comparator 8-bit identity comparator 2-bit magnitude comparator with enable ICMP4 2 5 JCMP8 MCMPC2 9 9 4-bit magnitude comparator with enable , Overview The following illustrations show all the available H ard Macros. 2-Input Gates (M odule Count = 1) 3-Input Gates (M odule Count = 1, unless Indicated otherwise) (2 ) Indicates 2
-
OCR Scan
A1020A 100-P

ATMEL CPLD

Abstract: comparator using 2 xor gates can be difficult to fit for any device. By using the @Carry directive this comparator was broken up , Rev. 0805B­08/99 1 Figure 1. Selecting the Keep Node Attribute Figure 2. Using the @Carry , either all or certain pins. Especially useful for logic that uses XOR gates such as comparators , design with multiple product terms for the flip-flop reset signal(s). The output of the 2 , maximum bit width to use when synthesizing a logic function. For example, Figure 2 shows an ABEL file
Atmel
Original
ATMEL CPLD comparator using 2 xor gates ATV2500B ATV750B

21MUX

Abstract: 74684 , you can describe that portion with primitive gates and registers using HDLs or schematics (i.e , logic with XOR gates. When the XOR Synthesis logic option is turned on, the MAX+PLUS II Compiler minimizes logic by creating new XOR gates that feed combinatorial logic cells, thus decreasing the number of product terms needed by each logic cell. However, XOR gates can create static timing hazards, so you should weigh the tradeoff between logic utilization and XOR gate usage. Figure 2. Figure 2
Altera
Original
21MUX 74684 74157

detail of half adder ic

Abstract: 2 bit magnitude comparator using 2 xor gates gate as the building block. A bit-wise comparison of the two data streams is done using XOR gates and , ,SUM8 Figure 4. Block Diagram of a 12-Bit Ripple Carry Adder Using 2-Bit Adders -A 12-bit Ripple , Adder Using a Group-Size of 2 Bits where Gi = (Ai and Bi) and Pi = (Ai or Bi). The values of G i , using the basic elements SUB2WB and SUB2NC (2-bit subtracter with no borrow-out). This takes three , -Bit Full Borrow-Lookahead Subtracter using 2-Bit Subtracters It was mentioned before that we can build
Cypress Semiconductor
Original
detail of half adder ic 2 bit magnitude comparator using 2 xor gates vhdl code for half adder 32 bit carry select adder code 2-bit half adder circuit diagram of half adder FLASH370

ATMEL CPLD

Abstract: ATV2500B comparator was broken up into a chain of four 2-bit comparators consisting of 16 product terms. CPLD , 8-115 Figure 1. Selecting the Keep Node Attribute Figure 2. Using the @Carry Directive cific , for logic that uses XOR gates such as comparators, arithmetic logic Enable of you want to use the , (s). The output of the 2-to-1 multiplexer (net labeled MUX) is connected to the RST input of a 4 , directive indicates the maximum bit width to use when synthesizing a logic function. For example, Figure 2
Atmel
Original
ATF1500

vhdl code for 4 bit ripple carry adder

Abstract: VHDL code for 16 bit ripple carry adder Note: P can be (A xor B ), but `OR' is easier to im 2 3 and G ) or (P 2 2 and P and P , , SUM0, and C2 are generated in Using a GroupSize of 2 Bits the first pass. All the other , building block. A15.8 A bitwise comparison of the two data EQCOMP8 streams is done using XOR , from. This variety provides the designer with are built using the concepts and final implementa , can be built n ADD components. All the 2n input bits are using to the MSB. A and B are the
Cypress Semiconductor
Original
vhdl code for 4 bit ripple carry adder VHDL code for 16 bit ripple carry adder B9 datasheet diode r4 transistor b11 vhdl code for full adder 22V10

IC of XNOR GATE

Abstract: IC of XOR GATE (with 1-inverted input) 2-input NOR 2-input NOR (with 1-inverted input) 2-input XOR 2-input XOR , + VINPUT Figure 2. The inputs of the configurable logic gates have Schmitt trigger inputs with , AND8408/D Pulse Generation and Signal Conditioning Circuits Using Configurable Multifunction Logic Gates http://onsemi.com Prepared by: Jim Lepkowski ON Semiconductor APPLICATION NOTE , generation and signal conditioning circuits. Configurable logic gates are a low cost flexible IC that can
ON Semiconductor
Original
IC of XNOR GATE IC of XOR GATE AND8408 ULLGA8 Package XOR schmitt trigger create pulse

uses of magnitude comparator

Abstract: 2 bit subtracter true table bit-wise comparison of the two data streams is done using XOR gates and each of the individual results , 12-Bit Ripple Carry Adder Using 2-Bit Adders -A 12-bit Ripple carry adder built using the ADD2WC , can implement the n-bit adder using the 3-bit group adder (ADD3WC) as opposed to a 2-bit group adder , : 12-Bit Full Carry-Lookahead Adder Using a Group-Size of 2 Bits The Cypress CPLD can access up to 16 , archsub2wb; FB2SUB12: 12-Bit Full Borrow-Lookahead Subtracter using 2-Bit Subtracters The block diagram
Cypress Semiconductor
Original
uses of magnitude comparator 2 bit subtracter true table work.std_arith.all vhdl code for 8-bit adder 37000TM

32 bit carry select adder code

Abstract: 2 bit magnitude comparator using 2 xor gates the two data streams is done using XOR gates and each of the individual results are OR-ed together to , ,SUM8 Figure 4. Block Diagram of a 12-Bit Ripple Carry Adder Using 2-Bit Adders -A 12-bit Ripple , -Bit Full Carry-Lookahead Adder Using a Group-Size of 2 Bits The Cypress CPLD can access up to 16 PTs for , FC2ADD12 and is shown in Figure 12. The FB2SUB12 is built using the basic elements SUB2WB and SUB2NC (2 , Adders/Subtracters Table 2 discusses the resource utilization for 24-bit and 32-bit adders using 2
Cypress Semiconductor
Original
16 bit ripple adder 32 bit carry adder vhdl code 16 bit carry select adder 32 bit adder 32 bit carry select adder in vhdl circuit diagram of full adder

vhdl code for 4 bit ripple carry adder

Abstract: VHDL code for 16 bit ripple carry adder the two data streams is done using XOR gates and each of the individual results are OR-ed together to , ,SUM8 Figure 4. Block Diagram of a 12-Bit Ripple Carry Adder Using 2-Bit Adders -A 12-bit Ripple , -Bit Full Carry-Lookahead Adder Using a Group-Size of 2 Bits The Cypress CPLD can access up to 16 PTs for , FC2ADD12 and is shown in Figure 12. The FB2SUB12 is built using the basic elements SUB2WB and SUB2NC (2 , Adders/Subtracters Table 2 discusses the resource utilization for 24-bit and 32-bit adders using 2
Cypress Semiconductor
Original
32 bit ripple carry adder vhdl code vhdl code of ripple carry adder vhdl code comparator EQCOMP12

Actel A1020

Abstract: A1020 Y '"46â'"19â'"11 Single Logic Module Macros (e.g., most gates, latches, multiplexors)1 Parameter Output Net FO = 1 FO = 2 , Dual Logic Module Macros (e.g., adders, wide Input gates)1 Parameter Output Net FO = 1 FO = 2 FO = 3 FO , fast adder 7 Comparators ICMP4 5 4 bit identity comparator 2 ICMP8 9 8 bit identity comparator 3 MCMP16 93 16 bit magnitude comparator 5 MCMPC2 9 2 bit magnitude comparator with enables 3 MCMPC4 18 4 , the available Hard Macros. 2-lnput Gates (Module Count = 1) T-46-19-ÏÏ > anc and: -ki *c and: NAND2
-
OCR Scan
Actel A1020 A1020 Y DLM8 C3254 A1010 A1020 A1010/A1010A A1020/A1020A GG00214

pn sequence generator using d flip flop

Abstract: pn sequence generator using jk flip flop . AT40K FPGAs range in size from 5,000 to 50,000 usable gates, with 2,048 to 18,432 bits of 4 , .27 Comparator , .70 Logic Gates , .76 Component Generators Handbook 1 0373f.fm Page 2 Tuesday, May 25, 1999 8:59 AM Table , .112 2 Component Generators Handbook 0373f.fm Page 3 Tuesday, May 25, 1999 8:59 AM
Atmel
Original
pn sequence generator using d flip flop pn sequence generator using jk flip flop FULL SUBTRACTOR using 41 MUX full subtractor circuit using xor and nand gates verilog code for 16 bit carry select adder verilog code pipeline ripple carry adder

3-input xnor

Abstract: 32 data input multiplexer explanation NAND Gates ­ AND Gates ­ OR 2 PSLI Macro Library 2448A­12/01 PSLI Macro Library , -input OR with 4 inputs inverted 1x1 XO2 2-input XOR 1x1 XO3 3-input XOR 1x1 XO4 4-input XOR 1x1 XN2 2-input XNOR 1x1 XN3 3-input XNOR 1x1 XN4 4 , Gates ­ NOR Gates ­ XOR Inverters INV Constants Multiplexers Latches LD 3 2448A­12/01 , Programmable System Level Integrated (PSLI) library of components can be divided into 2 types of macros
Atmel
Original
AT40KAL AT94K 3-input xnor 32 data input multiplexer explanation 1 bit full adder 1-INPUT NAND SCHMITT TRIGGER
Showing first 20 results.