500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
LT1010CN8#TR Linear Technology IC BUFFER AMPLIFIER, PDIP8, 0.300 INCH, PLASTIC, DIP-8, Buffer Amplifier visit Linear Technology - Now Part of Analog Devices
LT1010CT#TRPBF Linear Technology IC BUFFER AMPLIFIER, PZFM5, LEAD FREE, PLASTIC, TO-220, 5 PIN, Buffer Amplifier visit Linear Technology - Now Part of Analog Devices
LT1010CH Linear Technology IC BUFFER AMPLIFIER, MBCY3, METAL CAN, TO-39, 4 PIN, Buffer Amplifier visit Linear Technology - Now Part of Analog Devices
LT1010CN8#TRPBF Linear Technology IC BUFFER AMPLIFIER, PDIP8, 0.300 INCH, LEAD FREE, PLASTIC, DIP-8, Buffer Amplifier visit Linear Technology - Now Part of Analog Devices
LT1010MH883 Linear Technology IC BUFFER AMPLIFIER, MBCY3, METAL CAN, TO-39, 4 PIN, Buffer Amplifier visit Linear Technology - Now Part of Analog Devices
LT1010MH883B Linear Technology IC BUFFER AMPLIFIER, MBCY3, METAL CAN, TO-39, 4 PIN, Buffer Amplifier visit Linear Technology - Now Part of Analog Devices

buffer 74244

Catalog Datasheet MFG & Type PDF Document Tags

74245 BUFFER IC

Abstract: pin diagram of 74245 BUFFER IC timers (556), an IDE control signal buffer (74244), and an IDE data bus transceiver (74245). It also , receivers (1489), two timers (556), IDE control signal buffer (74244), and IDE data bus transceiver (74245 , GPOO GP01 CSOOP CSÌOP SDO-6 74245 GPOO' I ' GPOV I s s * BUFFER GMWR CSOIN CS1IN , transceiver also functions as a buffer for reading game port buttons GBOO and GB01 and the status of block 556 , Buffer Block This block consists of buffers for IDE select signals. Power-Down Control Mode When pin
-
OCR Scan

buffer 74244

Abstract: lantronix XPort -232 Transceiver (3243) LED4 Signal Monitoring LED, Red U3 Activity LED Drive Buffer (74_244) XPort
Lantronix
Original

74573

Abstract: 74574 Buffer Hex Buffer Hex Buffer Hex Buffer Hex Buffer ( Scmitt trigger ) 74240 / 74241 / 74244 , ) Hex Inverter ( Open collector ) Hex Buffer Quad 2-Input AND Gate Triple 3-Input NAND Gate Triple 3 , / 4069 74240 / 74241 / 74244 / 74365 / 74541 / 4050 / 4503 / 40106 4081 4023 4073 7404 / 7405 / 7406 , 74138 74139 74154 74157 74161 74163 74161 74164 74175 74193 74221 74240 74241 74244 74245 , 74541 74573 3 of 12 Dual Regtriggerable Monostable Quad Bus Buffer Quad 2-Input NAND Gate
-
Original

ic 74244

Abstract: 74244 DS232AS U4, U5, U6, U10, U11, U12 6 IC, 3.3V octal buffer/driver (20-pin narrow SOP) Texas , Kit DESIGNATION QTY DESCRIPTION U32, U33, U34 3 IC, 5.0V octal buffer/driver (20 , XRDAT23 7 1 XRDAT30 5 2 TDAT22 XRDAT31 1 TDAT30 2 12 2 74244 1OE* 12 1 8 2 XRPRTY 33 33 XRDAT6 U5 1OE* 6 14 1 33 74244 19 R124 2 TDAT6 XRDAT15 13 74244 U5 1 2OE* R132 XRMOD0 7 1 TDAT15 XRDAT24 2 2
Maxim Integrated Products
Original
JMP19 ic 74244 74244 74244 BUFFER IC ic 74244 datasheet input port 74244 buffer 74244 DS3164DK DS3164 OSC33V SYS33V JMP22

74244

Abstract: W83768 drivers (1488), ten line receivers (1489), two timers (556), and one 244-type buffer block for game port , line receivers (1489), two timers (556), one buffer block for game port signals · Supports two RS232 , , SD5 74244 556 GMRD GMWR DRIN1-6 RVOP1-10 LINE DRIVER 1488 DROP1-6 LINE RECEIVER 1489 RVIN1-10 FUNCTIONAL DESCRIPTION Block 74244 This 244-type block functions as a buffer for reading game port buttons GBO0 and GBO1 and the status of block 556 output signals GPO0' and
Winbond Electronics
Original
W83768 1488 1489 standard 48-PIN RVIN10

function pin configuration ic 74244

Abstract: IC 556 pin DIAGRAM W83768 I/O COUPLER GENERAL DESCRIPTION The W83768 is an l/O-coupler chip that includes six line drivers (1488), ten line receivers (1489), two timers (556), and one 244-type buffer block for game port , receivers (1489), two timers (556), one buffer block for game port signals · Supports two RS232 serial ports , SD4, SD5 M GPOO' GPOr -74244 iL 556 < r /- GMRD GMWR 1 * ^ 1 DROP , FUNCTIONAL DESCRIPTION Block 74244 This 244-type block tunctions as a butter tor reading game port buttons
-
OCR Scan
function pin configuration ic 74244 IC 556 pin DIAGRAM 74244 features 0S-34
Abstract: pin-out. > > TTL compatible > > Uses single + 5 V power supply 32 LINE BUFFER MODULE DESCRIPTION: The AEPBZ32 Is a high density 32 line buffer module ideal for driving 16 or 32 bit wide bus lines as , material substrate surface mounted with four 244 type buffer ICs, four 0.10 microfarad decoupling capacitors, and 75 I/O pins in a staggered ZIP package format. It can be ordered with any 244 type buffer , AEPBZ32 32 LINE SUPPORT MODULE 32 U NE BUFFER MODULE AEPBZ32 FUNCTIONAL DIAGRAM DO - D7 IC -
OCR Scan
AEPB232 PZ-286 PZ-280 AEPPZ32-280 AEPPZ32-286

ksv3100a

Abstract: buffer 74244 RAM. A 256K x 8 static RAM module is used for the frame buffer memory. A write enable signal from , CONTROL WE DATAIN[7.0] 74244 7.5 MHz OSC A1 A2 A3 A4 KSV3100A VIDEO_OUT DAOUT 2.2 µF Y1 Y2 Y3 Y4 G GATE EXT 74244 D9-0 DACLK VREF ADCLK CPI PCE +5 , node node 4,5,6,7,8 istype 'reg,buffer'; "RAM address outputs 9,13,14,11,15 istype 'reg,buffer'; 12,24,25,16,26 istype 'reg,buffer'; 27,28,29 istype 'reg,buffer'; 32,33 istype 'com,buffer'; "RAM
Atmel
Original
ATV2500 3DD03 colour television block diagram introduction to 74244 3DD3B 74244 mux ksv3100a data sheet 3DD02

w78e62bp

Abstract: w78e62 Latch G ADDRESS BUS EQUAL 16 Bit comparator REGISTER P2EAL P2EAH 74244 Buffer DEMUX , Address Registers for Port2 as an Input Buffer/Output-Latched Port. The I/O port enable address is need to assign when Port2 is defined as input buffer like a 74244, or a output-latched logic like a 74373 , P2.7-P2.0 will output and latch the value 55H. When Port2 is configured as 74244 or 74373 function , . P2CN0 01 : Pins P2.7-P2.0 is input buffer port which the port enable address depends on the content of
Winbond Electronics
Original
W78E365 w78e62bp w78e62 p41al 8051 tcp ip W78E365D

IC 3-8 decoder 74138 pin diagram

Abstract: binary to gray code conversion using ic 74157 55 QUADRUPLE INTERNAL 3-STATE BUS BUFFER 1/2 74244 56 4-BIT CASCADABLE PRIORITY , Vout = Vss -10 â'" â'" *1 . Using 4mA type buffer *4 . Using 20mA type buffer *2 . Using 8mA type buffer *5 . Using 24mA open Drain buffer *3 . Using 16mA type buffer (Iccs) varies according , mm 1.0 1.5 2.0 ns 2ND (I: metal wiring length) 1.4 2.1 2.3 TTL level input buffer delay time tpdl BFIN VIH s= 3V, Va = 0V FO = 3, i=3mm 2.6 4.0 5.4 ns CMOS level input buffer delay time tpdi BFIC
-
OCR Scan
IC 3-8 decoder 74138 pin diagram binary to gray code conversion using ic 74157 Multiplexer IC 74151 16 bit odd even parity checker using two IC 74180 binary to gray code conversion using ic 74139 7444 series Excess-3-gray code to Decimal decoder MSM91H000 72MS40

74244 uses and functions

Abstract: MC012 Address Registers for Port 2 is defined as input buffer like 74244, or an output-latched logic like a , 2. P2CN0 =01 : Pins P2.7-P2.0 is input buffer port which the port enable address depends on , P2CN0 74244 DEMUX READ PORT 2 INPUT DATA BUS Figure 12. IC89E54/58/64 Port 2 Architecture 16 , Port 2 is configured as 74244 or 74373 function, the instruction "MOV P2,#XX" will write the data #XX
Integrated Circuit Solution
Original
MC012-0C 74244 uses and functions MC012 TTL 74373 TI 74244 ph43 16/32/64-K 80C52 IC89E54 IC89E58 IC89E64 80C51
Abstract: and 74244 buffer which can be switched to port2. The processor supports 111 different opcodes and , -bit multipurpose programmable port. · Build-in 74373 and 74244 logical functions on Port 2.(software programmable , . "" (due to buffer driving delay and wire loading) is 20 nS. - 16 - W78E516B Data Read Cycle , UNIT nS nS nS nS nS 2 NOTES 1, 2 1 Notes: 1. Data memory access time is 8 TCP. 2. "" (due to buffer , TCP- TYP. 6 TCP MAX. 3 TCP+ UNIT nS nS nS nS Note: "" (due to buffer driving delay and wire loading Winbond Electronics
Original

74244

Abstract: MC012 buffer like 74244, or an output-latched logic like a 74373. The P2EAH contains the high-order byte of , , =00 : Pin P2.7-P2.0 is the standard 8052 port 2. P2CN0 =01 : Pins P2.7-P2.0 is input buffer port , BUS P2EAL P2EAH PORT 2 P2CN0 74244 DEMUX READ PORT 2 INPUT DATA BUS Figure 12 , output and latch the value 55H. When Port 2 is configured as 74244 or 74373 function, the instruction
Integrated Circuit Solution
Original
pin configuration 74373 1237h 16K/32K/64K IC89E54/58/64-12PL IC89E54/58/64-12W IC89E54/58/64-12PQ IC89E54/58/64-24PL IC89E54/58/64-24W

counter 74168

Abstract: 3-8 decoder 74138 95 * 55 QUADRUPLE INTERNAL 3-STATE BUS BUFFER 1/2 74244 21 (To be continued) 175 This , . â'¢ The oscillation circuit can be mounted. (Maximum 40 MHz) â'¢ The output buffer circuit can be , 0V FO = 3, 8 = 3 mm 1.6 2.5 3.4 nS Output buffer delay time tpdo BN VOH = V0L = 1-5 v CL = 20 pF 2.3 , as 57 types of blocks are registered at present. Purpose Input buffer Output buffer Bi-directional buffer Oscillation circuit Normal 10 types 4 types 6 types 5 types With pull-up 10 types
-
OCR Scan
counter 74168 3-8 decoder 74138 counter 74169 Multiplexer 74152 74183 adder 74169 binary counter MSM70V000 MSM-71V000 MSM72V000 MSM73V000 MSM74V000 MSM79V000

asynchronous 4bit up down counter using jk flip flop

Abstract: counter 74168 95 * 55 QUADRUPLE INTERNAL 3-STATE BUS BUFFER 1/2 74244 21 (To be continued) 175 No , £2) are available. â'¢ The oscillation circuit can be mounted. (Maximum 40 MHz) â'¢ The output buffer , nS Output buffer delay time tpdo BN V0H = VOL = 1-5V CL = 20 pF 2.3 3.5 4.7 nS Output-buffer rise , types of blocks are registered at present. Purpose Normal With pull-up With pull-down Input buffer 10 types 10 types 10 types Output buffer 4 types - - Bi-directional buffer 6 types 6 types 6 types
-
OCR Scan
asynchronous 4bit up down counter using jk flip flop synchronous counter using 4 flip flip 74183 alu 74169 SYNCHRONOUS 4-BIT BINARY COUNTER MH 74151 shift register 7495 MSM75V000 MSM-76V000 MSM77V000 MSM78V000

priority encoder 74148

Abstract: priority encoder 74147 BUFFER 1/2 74244 17 56 4-BIT CASCADABLE PRIORITY REGISTERS 74278 35 (to be continued) 88 , buffer circuit can be configurated for the maximum of 10 mA sink current. â'¢ All pins on the pad can be , 10.2 Output buffer delay time tpdo BN VOH = VOL = 1 -5 V CL = 20 pF 6.6 9.8 15.1 nS 4.7 7.0 10.8 Output buffer rise transition time BN Output amplitude of 10 to 90% C|_ = 50 pF 20 30 46 nS tr 14 21 32 Output buffer fall transition time tf BN Output amplitude of 90 to 10% CL = 50 pF 9 14 22
-
OCR Scan
MSM72000 priority encoder 74148 priority encoder 74147 msm7200 MSM7000 alu 74381 msm7500 MSM70000 MSM71000 MSM73000 MSM74000 MSM75000

74139 for bcd to excess 3 code

Abstract: design a bcd counter using jk flip flop BUFFER 1/2 74244 21 (To be continued) 121 This Material Copyrighted By Its Respective Manufacturer , . (Maximum 33MHz) â'¢ The output buffer circuit can be configurated for the maximum of 15 mA sink current , BFIC V|H = VdD.V|L = 0 V FO = 3, B = 3 mm 2.1 3.2 4.3 nS Output buffer delay time tpdo BN VOH = VOL = , buffer 10 types 10 types 10 types Output buffer 4 types - - Bi-directional buffer 6 types 6 types 6 types Oscillation circuit 5 types - - Type No. Functional block name Logic function No. of buffer cell
-
OCR Scan
74139 for bcd to excess 3 code design a bcd counter using jk flip flop ttl 74118 jk flip flop to d flip flop conversion 74541 buffer design excess 3 counter using 74161 MSM-71H000 MSM72H000 MSM73H000 MSM74H000 MSM79H000 MSM75H000

KDS 32kHZ crystal

Abstract: opti 82c602 excessive idle current (on the order of 1mA per input). For example, the 74244 buffer could be used to buffer eight of the CPU address lines to the AT bus. However, when the system is put into suspend mode, any buffer inputs that remain at 3.3V will cause a current draw and create an undesirable situation , Multiplexers for interrupt and DMA request scanning A byte-wide tri-state buffer A decoder for DMA acknowledge signal generation An XD-SD bus buffer An RTC with CMOS RAM Miscellaneous logic. Design Notes
-
Original
82C602 82C463MV 82C465MV KDS 32kHZ crystal opti 82c602 mc146818B ppm kds 5 a 32,768Khz IRQ14 IRQ12 IRQ10

buffer 74244

Abstract: pin configuration 74373 74373, or a buffer input port like an on-chip 74244. I/O H I O PWR PWR 34,35,42,43, PORT 3 , 74373, or a buffer input port as an on-chip 74244. RST UC-XO UC-XI P0.0-P0.7 P1.0-P1.1 P1.2-P1.5 P1 , programmed as output-latched port as on-chip 74373, or a buffer input port as an on-chip 74244. 68,69,35,36
Winbond Electronics
Original
W81E381 W81E381-Y P10-12

IC 74373 truth table

Abstract: 74244 truth table require rapid sampling, then it is important to buffer the inputs against the effect of current sharing , D2 D3 ADC Ref In 26 R 50 Fully Controlled Mode A0 A1 A2 A3 1G 2G 74244 1G 2G 74244 G OC D Q 74373 CS 18 17 16 15 D4 D5 D6 D7 D0 D1 D2 D3 , 74244 74244 74373 15 ® RD CS R 100 4.7nF 39 35 36 37 21 22 26
Burr-Brown
Original
SDM862 SDM863 SDM872 IC 74373 truth table 74244 truth table 74244 latch ic ah ch12 100v 160 74244 buffer d0 d1 d2 D33SH SDM873 12-BIT SDM862/863/872/873
Showing first 20 results.