500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
ICL7135CPIZ Intersil Corporation 4 1/2 Digit, BCD Output, A/D Converter; PDIP28; Temp Range: 0° to 70° visit Intersil Buy
TLC7225IDW Texas Instruments 8-Bit, 5 us Quad DAC, Parallel Input, Simultaneous Update, Binary Input Coding 24-SOIC -25 to 85 visit Texas Instruments Buy
TLC7225CDW Texas Instruments 8-Bit, 5 us Quad DAC, Parallel Input, Simultaneous Update, Binary Input Coding 24-SOIC 0 to 70 visit Texas Instruments Buy
TLC7225IDWRG4 Texas Instruments 8-Bit, 5 us Quad DAC, Parallel Input, Simultaneous Update, Binary Input Coding 24-SOIC -25 to 85 visit Texas Instruments
TLC7225IDWR Texas Instruments 8-Bit, 5 us Quad DAC, Parallel Input, Simultaneous Update, Binary Input Coding 24-SOIC -25 to 85 visit Texas Instruments
TLC7225CDWRG4 Texas Instruments 8-Bit, 5 us Quad DAC, Parallel Input, Simultaneous Update, Binary Input Coding 24-SOIC 0 to 70 visit Texas Instruments

binary to gray code converter

Catalog Datasheet MFG & Type PDF Document Tags

binary to gray code converter

Abstract: vhdl code for asynchronous fifo ) read_clock_in read_enable_in READ Counter (Binary) Binary to Gray Code Converter (WRITE) Binary to Gray Code Converter (READ) FIFO Status Flag Generation Logic empty_out BlockSelect , counters, which drive the address inputs to the block RAM. The binary addresses are converted to Gray-code , note describes a way to create a common-clock (synchronous) version and an independent-clock , code. A hand-placed version of the design runs at 170 MHz in the -6 speed grade. Introduction The
Xilinx
Original

binary to gray code converter

Abstract: Logic diagram for asynchronous FIFO ) Binary to Gray Code Converter (WRITE) Binary to Gray Code Converter (READ) FIFO Status Flag , clocks are presented. Signal names in parenthesis are a reference to the name in the Verilog code , . There are primary 9-bit Read and Write binary address counters, which drive the address inputs to the Block RAM. The binary addresses are converted to Gray-code, and pipelined for a few stages to create , application note describes a way to create a common-clock (synchronous) version and an independent-clock
Xilinx
Original

binary to gray code converter

Abstract: block diagram for asynchronous FIFO ) Binary to Gray Code Converter (WRITE) Binary to Gray Code Converter (READ) FIFO Status Flag , . There are primary 9-bit Read and Write binary address counters, which drive the address inputs to the block RAM. The binary addresses are converted to Gray-code, and pipelined for a few stages to create , note describes a way to create a common-clock (synchronous) version and an independent-clock , code. A hand-placed version of the design runs at 170 MHz in the -6 speed grade. Introduction The
Xilinx
Original

binary to gray code converter

Abstract: vhdl code of binary to gray Counter (Binary) Binary to Gray Code Converter (WRITE) FIFO Status Flag Generation Logic empty_out Block RAM 511 x 36 read_clock_in read_enable_in READ Counter (Binary) Binary to Gray Code Converter (READ) 9-BIT FIFO Status Register read_data_out fifo_gsr_in x258 , presented. Signal names in parenthesis are a reference to the name in the Verilog or VHDL code , convenience, to determine when the FIFO is 1/2 full, 3/4 full, etc, as shown in Table 3. It is a binary count
Xilinx
Original

vhdl code for asynchronous fifo

Abstract: block diagram for asynchronous FIFO ) read_clock_in read_enable_in READ Counter (Binary) Binary to Gray Code Converter (WRITE) Binary to Gray Code Converter (READ) FIFO Status Flag Generation Logic empty_out BlockSelect , -bit Read and Write binary address counters, which drive the address inputs to the block RAM. The binary , application note describes a way to create a common-clock (synchronous) version and an independent-clock , code. A hand-placed version of the design runs at 170 MHz in the -6 speed grade. Introduction The
Xilinx
Original

binary to gray code converter

Abstract: block diagram for asynchronous FIFO . fifostatus_out write_clock_in write_enable_in write_data_in full_out WRITE Counter (Binary) Binary to Gray Code Converter (WRITE) FIFO Status Flag Generation Logic empty_out Block RAM 511 x 36 read_clock_in read_enable_in READ Counter (Binary) Binary to Gray Code Converter , presented. Signal names in parenthesis are a reference to the name in the Verilog or VHDL code , to change without notice. NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or
Xilinx
Original

verilog code of 8 bit comparator

Abstract: full subtractor implementation using 4*1 multiplexer : for Loops Example 25 â'" 4-Bit Binary to Gray Code Converter Example 26 â'" 4-Bit Gray Code to Binary Converter Problems 111 112 112 113 115 116 117 6. Arithmetic Circuits 6.1 Adders , Equations Example 21 â'" 8-to-3 Encoder: for Loops Example 22 â'" 8-to-3 Priority Encoder 5.5. Code , 102 103 103 104 105 107 107 109 109 110 Gray Code Converters Verilog Examples Example 23 , . Introduction to Digital Logic 1.1 Background 1.2 Digital Logic 1.3 Verilog 1 1 5 8 2. Basic Logic
Digilent
Original

vhdl code for 16 BIT BINARY DIVIDER

Abstract: vhdl code for multiplexer 16 to 1 using 4 to 1 in Add 3 Algorithm Gray Code Converters VHDL Examples Example 16 â'" 4-Bit Binary-to-BCD Converter: Logic Equations Example 17 â'" 8-Bit Binary-to-BCD Converter: for Loops Example 18 â'" 4-Bit Binary to Gray Code Converter Example 19 â'" 4-Bit Gray Code to Binary Converter 5.4 Comparators Cascading , 5 â'" Map Report Problems 5. Combinational Logic 5.1 Multiplexers 2-to-1 Multiplexer 4-to-1 Multiplexer Quad 2-to-1 Multiplexer VHDL Examples Example 6 â'" 2-to-1 Multiplexer: if Statement Example 7
Digilent
Original

PIC16F690 LED project with assembly language

Abstract: DS41262 breach the code protection feature. All of these methods, to our knowledge, require using the Microchip , evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital , A'c' or 'c' Org (Origin) Org tells the Assembler where to start generating code. Normally we start , resolution on any of 11 channels. The converter can be referenced to the device's VDD or an external voltage
Microchip Technology
Original

P16F887

Abstract: PIC16F887 POTENTIOMETER ADC breach the code protection feature. All of these methods, to our knowledge, require using the Microchip , evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital , assembler where to start generating code. Code may be generated for any area of the part. Mid-range PIC , (ADC) with 10 bits of resolution on any of 14 channels. The converter can be referenced to the device
Microchip Technology
Original

bcd to gray code converter

Abstract: Gray to BCD converter 0111 and 1000. Some ADCs make use of it internally and then convert the Gray code to a binary code for , . The Gray code output is then latched, converted to binary, and latched again at the final output , convert the Gray code output to binary for external use. The conversion from Gray-to-binary and , -2 binary code relative to full-scale (FS), and also the corresponding voltage level for each code (assuming a +10 V full-scale converter. The Gray code equivalent is also shown, and will be discussed
-
Original

Fairchild uA710

Abstract: binary to gray code converter circuit diagram us often been referred to as serial-Gray (since the output coding is in Gray code), or folding converter , GRAY CODE REGISTER 3 GRAY-TO-BINARY CONVERTER 3 OUTPUT REGISTER 3 Figure 6: 3-bit Folding ADC , realizing the Gray code folding transfer function). 4. F. D. Waldhauer, "Analog-to-Digital Converter," , diode switches in the feedback loops to implement the Gray code folding transfer function). 5. J , Gray (or folding) transfer functions required to implement the A/D conversion. Rev.A, 10/08, WK
-
Original

TDC1014j

Abstract: esaki Diode the 5-bit binary code as shown in Figure 6. SERIAL DATA TO RECEIVER ROTATING COMMUTATOR , errors associated with binary shadow masks were later eliminated by using a Gray code shadow mask as , conversion to binary code is only one least significant bit (LSB). In the case of midscale, note that only , the same effect if straight binary decoding techniques are used. In many cases, Gray code, or "pseudo-Gray" codes are used to decode the comparator bank output before finally converting to a binary code
Analog Devices
Original

gray to binary code converter

Abstract: binary to gray code converter -bit resolution (binary or gray code) Sampling rate up to 60 MHz DC sampling allowed One clock cycle conversion , input range at the converter, to cover code 0 V RT ­ V RB R OB + R L + R OT to 1023 is V I = R L , ; referenced to AGND, VRB = 1.3 V, VRT = 3.7 V; binary/gray codes) Vi(a)(p-p) (V) IR < 1.5 1.5 3.51 > 3.51 0 1 , high impedance active active Gray mode selection OE 1 0 0 D9 to D0 high impedance active; binary , ) output ground gray code input (active HIGH) data output; bit 0 (Least Significant Bit (LSB) data output
Integrated Device Technology
Original
Abstract: ®           10-bit resolution (binary or gray code , - and the full-scale input range at the converter, to cover code 0 RL to 1023 is V I = R L ï , V, VRT = 3.7 V; binary/gray codes) Vi(a)(p-p) (V) IR Binary outputs D9 to D0 Gray outputs D9 , (typical values; referenced to AGND; binary/twos complement codes) Code Vi(a)(p-p) (V) IR Binary , voltage input VI 8 CMOS OUTPUTS LATCHES ANALOG - TO - DIGITAL CONVERTER 21 20 19 Integrated Device Technology
Original

AD77xx-series

Abstract: AD1853 DAC must settle to 8-bit accuracy before the bit decision is made, whereas in a 16-bit converter, it , connected to ground, and the converter is ready for another cycle. 3-BIT SWITCHED CAPACITOR DAC BIT1 , array equal to 2C so that binary division is accomplished when the individual bit capacitors are , repetition rate from DC to the converter's maximum conversion rate. In a SAR ADC, the output data for a , more than 13 binary bits to the outside world. Additional bits would carry no useful signal
Analog Devices
Original

t7805ct

Abstract: T7805CT fixed voltage regulator DEMONSTRATION BOARD The switch K1 corresponding to the gray input GRAY allows the choice either the BINary or , diagram of a binary to gray function is given on Figure 6. B0 G0 B1 B0 B1 G0 0 0 1 1 0 1 , (MSB) G9 - Figure 6. Binary to gray function - The switch K2 corresponding to the output , 0 OEN 1 0 0 0 D9 to D0 IR high impedance binary active gray active two's complement , input signal into 10 bits binary, into two's complement or into gray digital words at a maximum
Philips Components
Original

t7805ct

Abstract: t7805ct motorola DEMONSTRATION BOARD The switch K1 corresponding to the gray input GRAY allows the choice either the BINary or , diagram of a binary to gray function is given on Figure 6. B0 G0 B1 B0 B1 G0 0 0 1 1 0 1 , (MSB) G9 - Figure 6. Binary to gray function - The switch K2 corresponding to the output , 0 OEN 1 0 0 0 D9 to D0 IR high impedance binary active gray active two's complement , input signal into 10 bits binary, into two's complement or into gray digital words at a maximum
Philips Components
Original

hall effect ic 6838

Abstract: (binary or gray code) Sampling rate up to 60 MHz DC sampling allowed One clock cycle conversion only High , specification 10-bit high-speed low-power ADC FEATURES · 10-bit resolution (binary or gray code) · Sampling , voltage (5 V) digital ground supply voltage for output stages (2.7 to 3.6 V) output ground gray code input , input range at the converter, R OB + R L + R OT RL 8375 × ( V ­ V ) to cover code 0 to 1023, is V I = R , to AGND; VRB = 1.3 V; VRT = 3.7 V; binary/gray codes BINARY OUTPUT BITS GRAY OUTPUT BITS VI
Philips Semiconductors
Original

binary to gray code converter

Abstract: 500MSPS MODE AVSS Converting back to offset binary from Gray code must be done recursively, using the , Float 9 FIGURE 32. GRAY CODE TO BINARY CONVERSION Mapping of the input voltage to the various , 100 00 000 00 0 ···· Gray Code 9 8 7 ···· 1 0 FIGURE 31. BINARY TO GRAY , · Nap and Sleep Modes · Two's Complement, Gray Code or Binary Data Format · DDR LVDS-Compatible or , Divider Control Output Data Format (Two's Comp., Gray Code, Offset Binary) Analog Ground NOTE
Intersil
Original
Showing first 20 results.