NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: (B-ISDN) functions of the Transmission Convergence (TC) sublayer. · ATM Header Error Correction (HEC) byte generation/checking · HEC-based cell delineation Line Framer 1 Line Framer 2 TDM Highways · Cell header single error correction/ multiple error detection · Cell , )/Loss of Cell Delineation (LCD) status UTOPIA Level 2 ATM Layer Function Direct cell , 25 MHz UTOPIA Level 2 with parity generation and checking · Supports independent or common ... | Original |
2 pages, |
LeonardoSpectrum E1 vhdl cell broadband atm header error checking error correction code in vhdl datasheet abstract |
|
|||
| Abstract: statistics gathering in conformance with ATM standards and ATM Forum interoperability guidelines. · Supports ATM Adaptation layers 1, 3/4 and 5 plus cell modes with and without a canned header. All necessary CRC and Sequence Number, generation and checking, is performed on chip. Error indications for , 155/622-Mbit/s ATM SAR (Segmentation and Reassembly) Scaleable to 2.4-Gbit/s (OC-48 OC-48) Sierra , (ATM) applications. The SAR chipset is designed to support systems, which require high speed, high ... | Original |
1 pages, |
sierra research OC-48 OC-48 abstract |
|
|||
| Abstract: discard · The header of an input cell, after any error correction, is compared with the header contents , correction mask required in order to correct a single bit error in the header. The descrambler module , CRC check specified by the ATM Forum. Upon detection of a possible valid header, the state machine , CRC Header Error Check (HEC) sequence recorded in the 5th byte of each cell. Upon a successful match , Detection. In the Correction state, an attempt is made to correct a cell header with a single bit error ... | Original |
4 pages, |
XC4000XL vhdl code scrambler PC84 CRC-32 CRC-10 LCD module in VHDL error correction code in vhdl CC-200 CC-200 abstract |
|
|||
| Abstract: validity of the current cell delineation by checking the CRC Header Error Check (HEC) sequence recorded in , delineation indication Idle cell discard The header of an input cell, after any error correction, is compared with the header contents specified in ATM UNI 3.1 for an idle cell; such detected idle cells are , correct a single bit error in the header. The descrambler module descrambles only payload octets using , scrambler procedure specified in ATM UNI 3.1. When an input cell header matches the pattern specified for ... | Original |
4 pages, |
XC4000XL PC84 LCD module in VHDL CRC-32 CRC-10 Cell phone schematic circuit cell phone atm header-error-check multiple bit atm header error checking CC-200 CC-200 abstract |
|
|||
| Abstract: error control byte. When reading the ATM cell from the receive FIFO, the first 5 bytes of the cell are directed to the header error control (HEC) block. The HEC is an 8-bit cyclic redundancy code (CRC), which detects transmission errors in the ATM cell header. ATM Cell Definition Figure 2 shows the definition of the ATM cell. The cell is composed of 53 bytes, with 5 header bytes and 48 data bytes. The header contains 4 bytes of addressing and 1 byte of error checking information. The addressing ... | Original |
4 pages, |
AC100 asynchronous fifo vhdl fpga design of dma controller using vhdl Dual-Port V-RAM vhdl code CRC Controller System NIC vhdl code for 4 channel dma controller Applications of "XOR Gate" ATM machine using microprocessor FPGA based dma controller using vhdl 3200DX AC100 abstract |
|
|||
| Abstract: error control byte. When reading the ATM cell from the receive FIFO, the first 5 bytes of the cell are directed to the header error control (HEC) block. The HEC is an 8-bit cyclic redundancy code (CRC), which detects transmission errors in the ATM cell header. ATM Cell Definition Figure 2 shows the definition of the ATM cell. The cell is composed of 53 bytes, with 5 header bytes and 48 data bytes. The header contains 4 bytes of addressing and 1 byte of error checking information. The addressing ... | Original |
4 pages, |
design of dma controller using vhdl asynchronous fifo vhdl fpga vhdl code for 4 channel dma controller Controller System NIC ATM machine using microprocessor Applications of "XOR Gate" 3200DX 3200DX abstract |
|
|||
| Abstract: Physical Interface ATM) Level 2 interface provides ATM service termination according to ATM Forum, ITU, and ANSI standards, and allows for the generation and checking of AAL1/5 formatted ATM payloads. In , error events as specified by the ATM Forum for both B-ICI and UNI interfaces. · Glueless support for , ATM also plays a key role in next generation B3 Calculated, error insertion Checked, errors , network access products RS825x 155 Mbps ATM PHY 155 Mbps ATM PHY with Clock Recovery ... | Original |
4 pages, |
RS8255 RS8254 RS8251 RS8250 GR-253-CORE ATM machine working circuit diagram ATM machine using microprocessor datasheet abstract |
|
|||
| Abstract: (PLCP) functions and provides for the generation and checking of AAL1/3/4/5 formatted ATM payloads. In , generation operates in one of two modes. Either the CN8223 CN8223 generates the ATM header and trailer information , mechanism for ATM cells in WAN applications. ATM also plays a key role in next generation header can be , . Error detection and correction can be provided on the header. A 32-bit masking function is , checking · Separate statistics port · Access to data at each level of processing: PLCP ATM cells, or ... | Original |
4 pages, |
PB24 CN8223 BP Saturn "cell phone" transmitter ic CN8223 abstract |
|
|||
| Abstract: Creation of 53-byte ATM cells by adding a header to the SAR PDU · Encoding of the AUU parameter to indicate the end of the SAR SDU Exception conditions include: · Error in Cell syntax: bad header CRC , Generation of sequence number · CRC-3 and parity in transmit direction · Checking of all header , SARA-ProTM ATM AAL0/1/3/4/5 Segmentation and Reassembly TXC-05551-SCCA TXC-05551-SCCA PRODUCT INFORMATION SARA-ProTM ATM AAL0/1/3/4/5 SEGMENTATION AND REASSEMBLY SOLUTION INTRODUCTION TranSwitch has introduced the ... | Original |
6 pages, |
TXC-05551-SCCA TXC-05551-SCBA TXC-05551 CRC-32 CRC-10 TXC-05551-SCCA abstract |
|
|||
| Abstract: of ATM cells into and out of the SONET/SDH SPE, scrambling/descrambling, header error control (HEC , removal, de-scrambling (if enabled), FCS error checking and optionally deletes the HDLC control and , CONGO PRODUCT BRIEF STS-12c/STS-3c POS/ATM SONET MAPPER Features General Description The , packets or ATM cells into STS-12c/AU-4-4c or STS-3c/AU-4 payloads. The S1201 S1201 supports full-duplex , Processes SONET/SDH STS-12c/(STM-4/AU-4-4c) or STS-3c/STM-1 data streams with full duplex mapping of ATM ... | Original |
2 pages, |
S3032 S1201 hdlc GR-253 S1201QFI22 S1201QFI22 abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| therefore placed on the line card: Error checking of the cell header using the HEC field Validation the ATM network, the switch needs to process only the cell headers when the cells are received as Access!Motorola/ATM/Switches/Line Cards ATM Solutions Introduction Terminals Switches : Administration Module | Line Cards | Fabric Glossary Line Cards Line cards interconnect the ATM switch to www.datasheetarchive.com/files/motorola/design-n/solution/wired/atm/atm-lc.htm |
Motorola | 25/11/1996 | 9.89 Kb | HTM | atm-lc.htm |
| Corrects Single-Bit Errors in the 5-Byte ATM Headers of Incoming ATM Cells Separate Serial TNETA1600 TNETA1600 TNETA1600 TNETA1600 SONET/SDH ATM RECEIVER/TRANSMITTER FOR 622.08-MBIT/S 08-MBIT/S 08-MBIT/S 08-MBIT/S OR /Generation of 155.52-Mbit/s or 622.08-Mbit/s SONET/SDH Frames Carrying ATM Cells; Including: Frame Scrambling/Descrambling Pointer Processing ATM-Cell Delineation ATM-Cell Extraction/Insertion ATM-Cell Payload Scrambling www.datasheetarchive.com/files/texas-instruments/data/html/sdns036.htm |
Texas Instruments | 29/08/1997 | 2.86 Kb | HTM | sdns036.htm |
| ULONG gfc:4; // the GFC field of the ATM header }; ULONG word; } header; // CELL HEADER (c): 1996 AdvanceNet Systems, Inc. * * Header Name: NCSTR.h * * Abstract: This ULONG rxint:3; // end of PDU handling ULONG vpeca:1; // vpi/vci error cell accept ULONG ; // VPI/VCI Lookup Error Count ULONG icc; // Invalid Cell Counter ULONG rawct; // Raw error ULONG clp:1; // Cell Loss priority flag ULONG efci:1; // EFCI congestion flag www.datasheetarchive.com/files/idt/atm software/advnet lowlevel driver/inc/dh_strct.h |
IDT | 16/01/1997 | 12.19 Kb | H | dh_strct.h |
| /*- * * FILE: aal5_atm using ATM Adaptation Layer #5 (AAL5). * * The user can select which SCC to use by configuring a * is an error (data mismatch) then the Ethernet LED on the ADS 860 * board will be flashed. If the "mpc860.h" /* IMMR definitions and declarations */ #include "sar.h" /* Local header file */ #include "masks860.h" /* Global masks header file www.datasheetarchive.com/download/25726080-484813ZC/aal5_ser.zip (aal5_sar.c) |
Motorola | 04/08/1998 | 131.01 Kb | ZIP | aal5_ser.zip |
| , and cell loss priority. Header error control (HEC) field A single byte in the ATM cell which designations. Cell-loss priority (CLP) field A priority bit in the ATM cell header; when set, it between data link layer entities contains its own control information for addressing and error checking. Generic flow control (GFC) field Four priority bits in an ATM header. Setting any of the bits in the to 20,000 feet. Header The five bytes in an ATM cell that supply addressing and control www.datasheetarchive.com/files/motorola/design-n/solution/wired/glossary/glossary.htm |
Motorola | 25/11/1996 | 32.85 Kb | HTM | glossary.htm |
| /*- * * FILE: aalx_atm using either ATM Adaptation Layer #5 (AAL5) * or ATM Adaptation Layer #0 (AAL0). It supports either the * following MPC8BUG command: rms atm155 r5 22 * * The transmitted data is compared to the received data. If there * is an error (data mismatch) then the Ethernet LED on the ADS 860 * board .h" /* IMMR definitions and declarations */ #include "sar.h" /* Local header file www.datasheetarchive.com/download/98451340-484815ZC/aalxsamp.zip (aalx_sar.c) |
Motorola | 04/08/1998 | 150.47 Kb | ZIP | aalxsamp.zip |
| /*- * * FILE: aal5_atm using ATM Adaptation Layer #5 (AAL5). * It supports either UTOPIA or Serial modes. The mode can be the * following MPC8BUG command: rms atm155 r5 22 * * The transmitted data is compared to the received data. If there * is an error (data mismatch) then the Ethernet LED on the ADS 860 * board "mpc860.h" /* IMMR definitions and declarations */ #include "sar.h" /* Local header www.datasheetarchive.com/download/85710495-484814ZC/aal5_ut.zip (AAL5_SAR.C) |
Motorola | 04/08/1998 | 142.91 Kb | ZIP | aal5_ut.zip |
| .5. OSI Function Specifics 36 5.5.1. Quality Of Service 36 5.6. OSI Header File 36 6. ATM Network Selection 47 6.6.12. Cause 47 6.7. ATM Header File 48 7. SSL Security Protocol 55 7.1. SSL Support 7 2.5.4. Text representation of IPv6 addresses 7 2.6. TCP/IP Header File 8 3. IPX/SPX 11 3 .4.1.1. SPX_RAWSPX 15 3.5. IPX/SPX Function Specifics 16 3.6. IPX/SPX Header File 16 3.6.1. WSIPX.H 16 4 .5.8. getnodebyaddr() 28 4.5.9. getnodebyname() 29 4.5.10. getnodename() 29 4.6. DECnet Header File 29 5. OSI 33 www.datasheetarchive.com/download/27770108-250121ZC/ws2docs.zip (WSANX203.DOC) |
Intel | 20/06/1997 | 624.83 Kb | ZIP | ws2docs.zip |
| .5. OSI Function Specifics 36 5.5.1. Quality Of Service 36 5.6. OSI Header File 36 6. ATM Network Selection 47 6.6.12. Cause 47 6.7. ATM Header File 48 7. SSL Security Protocol 55 7.1. SSL Support 7 2.5.4. Text representation of IPv6 addresses 7 2.6. TCP/IP Header File 8 3. IPX/SPX 11 3 .4.1.1. SPX_RAWSPX 15 3.5. IPX/SPX Function Specifics 16 3.6. IPX/SPX Header File 16 3.6.1. WSIPX.H 16 4 .5.8. getnodebyaddr() 28 4.5.9. getnodebyname() 29 4.5.10. getnodename() 29 4.6. DECnet Header File 29 5. OSI 33 www.datasheetarchive.com/download/89752972-250122ZC/wsanx203.doc |
Intel | 20/06/1997 | 547 Kb | DOC | wsanx203.doc |
| . Returns None -40- General routines Users Guide Returns No return code Error logging Three routines are provided for logging of errors and other system diagnos- tics. These are error logging, event recording and .h). Errors are events that should not occur. They are not be fatal to the system, but probably indicate some (hopefully transient) problem. The error logger is always activated (i.e. ATIC_DEBUG >= 0). Events are any formatter is provided that translates the received error/event/ trace codes into ASCII strings. Examples of www.datasheetarchive.com/download/2706480-484525ZC/sar_sw.zip (GenGuide.pdf) |
Motorola | 03/03/1998 | 433 Kb | ZIP | sar_sw.zip |