500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

VCS/L33

Catalog Datasheet MFG & Type PDF Document Tags

AT 2005A

Abstract: L33 TRANSISTOR -65°C to +150°C Maximum Input Voltage VDD + 0.5V 3.6V VHV + 0.5V 5.5V base L25V L25, L33 L33V Maximum Operating Voltage (VDD) Maximum Operating Voltage (VHV) Note: 2.0V L25, L25V L33 , 1.8 2.0 V VHV Supply Voltage L25, L25V 2.3 2.5 2.7 L33, L33V TA Buffer , Input Current VIN = V HV (max) L33V IIL L25, L33 VIN = 5.5V All CMOS Base - 5 All VOUT = 3.6V - 5 L25, L33 All VOUT = VHV (max) - L33V All VOUT
Atmel
Original

A6211

Abstract: NR8040T , VTON VCS TA TJ(max) Tstg G temperature range VCC to GND Notes Rating ­0.3 to 50 ­0.3 to VIN + 8 ­1.5 to , increasing VCS = 0.5 V, EN = high EN shorted to GND VBOOT = VIN + 4.3 V, TA = 25°C, ISW = 1 A VBOOT to VSW increasing VCS = 0 V VIN = 24 V, VOUT = 12 V, RON = 137 k Min. 6 ­ ­ ­ ­ 3.0 ­ 1.7 ­ ­ ­ 800 Typ. ­ 5.3 , ICSBIAS VCS decreasing, SW turns on VCS = 0.2 V, EN = low 187.5 ­ 200 0.9 210 ­ mV A *The internal , L=22 H 0.6 L=33 H 0.4 0.2 0 t Thermal Budgeting The A6211 is capable of supplying a 3 A current
Allegro MicroSystems
Original
NR8040T NR8040T100M JESD51-5

dimmable LED driver

Abstract: VSW VCC VEN , VTON VCS TA TJ(max) Tstg K temperature range for automotive VCC to GND Notes Rating ­0.3 , ) Test Conditions VIN increasing VCS = 0.5 V, EN = high EN shorted to GND VBOOT = VIN + 4.3 V, TA = 25°C, ISW = 1 A VBOOT to VSW increasing VCS = 0 V VIN = 24 V, VOUT = 12 V, RON = 137 k Min. 6 ­ ­ ­ ­ 3.0 , Comparator and Error Amplifier VCSREG ICSBIAS VCS decreasing, SW turns on VCS = 0.2 V, EN = low 187.5 ­ 200 , (MHz) 1.6 1.4 1.2 1.0 L=15 H 0.8 L=22 H 0.6 L=33 H 0.4 0.2 0 0.0 0.5 1.0 1.5 LED Current, ILED 2.0 (A
Allegro MicroSystems
Original
dimmable LED driver A6213 AEC-Q100

A6213

Abstract: 100 ampere FET VSW VCC VEN , VTON VCS TA TJ(max) Tstg K temperature range for automotive VCC to GND Notes Rating ­0.3 , ) Test Conditions VIN increasing VCS = 0.5 V, EN = high EN shorted to GND VBOOT = VIN + 4.3 V, TA = 25°C, ISW = 1 A VBOOT to VSW increasing VCS = 0 V VIN = 24 V, VOUT = 12 V, RON = 137 k Min. 6 ­ ­ ­ ­ 3.0 , Comparator and Error Amplifier VCSREG ICSBIAS VCS decreasing, SW turns on VCS = 0.2 V, EN = low 187.5 ­ 200 , (MHz) 1.6 1.4 1.2 1.0 L=15 H 0.8 L=22 H 0.6 L=33 H 0.4 0.2 0 0.0 0.5 1.0 1.5 LED Current, ILED 2.0 (A
Allegro MicroSystems
Original
100 ampere FET EMZA name running led lights A6213KLJTR

a6211

Abstract: , VTON VCS TA TJ(max) Tstg G temperature range VCC to GND Notes Rating ­0.3 to 50 ­0.3 to VIN + 8 ­1.5 to , increasing VCS = 0.5 V, EN = high EN shorted to GND VBOOT = VIN + 4.3 V, TA = 25°C, ISW = 1 A VBOOT to VSW increasing VCS = 0 V VIN = 24 V, VOUT = 12 V, RON = 137 k Min. 6 ­ ­ ­ ­ 3.0 ­ 1.7 ­ ­ ­ 800 Typ. ­ 5.3 , ICSBIAS VCS decreasing, SW turns on VCS = 0.2 V, EN = low 187.5 ­ 200 0.9 210 ­ mV A *The internal , L=22 H 0.6 L=33 H 0.4 0.2 0 t Thermal Budgeting The A6211 is capable of supplying a 3 A current
Allegro MicroSystems
Original

R36W

Abstract: k1420 the schematics and netlists. To simulate a different operating modes all levels, except VCS, are adjusted with respect to VCC. The VCS is adjusted with respect to VEE ([VEE + 1.1 V $ 50 mV) Table 1. Schematics and Netlist Nomenclature Parameter VCC VCCO VCS VHSTL VEE GND VTT IN INB or IN Q QB or Q Function , increase of model complexity and simulation time. Instead, these internal reference voltages (VBB, VCS , varying the VCS supply, and therefore the gate current through the current source resistor. Summary The
ON Semiconductor
Original
R36W k1420 N52C N38C l46r transistor k1117 AND8009/D

k2324

Abstract: k1821 operating modes all levels, except VCS, are adjusted with respect to VCC. The VCS is adjusted with respect , HSTL Output Positive Supply OBUF07 10 13 VCS Internal Reference Voltage ([VEE + 1.1 V $ , list of external node interconnects. reference voltages (VBB, VCS, VHSTL, etc.) should be driven , the gates tail current. The VCS voltage will affect the tail current in the output differential , load resistor. VOL can be changed by varying the VCS supply, and therefore the gate current through
ON Semiconductor
Original
k2324 k1821 k2225 k1317 power transistor k1821 k1213 R02WB L02WB K0102 K0102WB C0102 K0103

k1117

Abstract: R36W operating modes all levels, except VCS, are adjusted with respect to VCC. The VCS is adjusted with respect , HSTL Output Positive Supply OBUF07 10 13 VCS Internal Reference Voltage ([VEE + 1.1 V $ , list of external node interconnects. reference voltages (VBB, VCS, VHSTL, etc.) should be driven , the gates tail current. The VCS voltage will affect the tail current in the output differential , load resistor. VOL can be changed by varying the VCS supply, and therefore the gate current through
ON Semiconductor
Original
k1117 k1518 k1117 transistor k2225 transistor transistor k1317 n60c
Abstract: -3 UA Ramp Peak Voltage V Current Limit Input Bias Vcs = 3.0V Threshold Voltage Delay to OUTA, B, C, D Cycle-by-Cycle Current Limit Input Bias Vcs = 2.2V Threshold Voltage , Level Io u t = -10m A, Referenced to VC 2.2 3 V ^34651^ D D lb l33 3-375 224 -
OCR Scan
UC2879 UC3879
Abstract: Sense Voltage VCC to GND VCS â'"0.3 to 7 V â'"40 to 125 ºC TJ(max) 150 ºC , '" 150 â'" mV VCS = 0.5 V, EN = high â'" 5 â'" mA EN shorted to GND â'" 1 , On-TIme tONmin Selected On-Time tON VCS = 0 V VIN = 24 V, VOUT = 12 V, RON = 137 kΩ â , and Error Amplifier Load Current Sense Regulation Threshold VCSREG VCS decreasing, SW turns on Load Current Sense Bias Current ICSBIAS VCS = 0.2 V, EN = low Internal Linear Regulator VCC Allegro MicroSystems
Original
A6213-1
Abstract: VENâ'‰, VTON Current Sense Voltage VCC to GND VCS â'"0.3 to 7 V â'"40 to 105 ºC , VIN increasing â'" 5.3 â'" V â'" 150 â'" mV VCS = 0.5 V, EN = high â , Off-Time tOFFmin Switching Minimum On-TIme tONmin Selected On-Time tON VCS = 0 V â , VCSREG VCS decreasing, SW turns on Load Current Sense Bias Current ICSBIAS VCS = 0.2 V, EN = , 0.8 L=22 µH 0.6 L=33 µH 0.4 L=47 µH 0.2 0 0.0 0.5 1.0 1.5 2.0 LED Allegro MicroSystems
Original

ATMEL 634

Abstract: ST ARM CORE 1825 base L25V L25, L33 L33V Maximum Operating Voltage (VDD) Maximum Operating Voltage (VHV) Note: 2.0V L25, L25V L33, L33V 2.7V 3.6V * Stresses beyond those listed under Absolute Maximum , Voltage L25, L25V 2.3 2.5 2.7 L33, L33V Symbol 3.0 3.3 3.6 - - 5 µA , VIN = 3.6V Low-level Input Current VIN = V HV (max) L33V IIL L25, L33 VIN = 5.5V All CMOS Base 5 All VOUT = 3.6V - 5 L25, L33 All VOUT = V HV (max) -
Atmel
Original
ATL18 ARM920T ATMEL 634 ST ARM CORE 1825 2043A ATMEL 706 ARM CORE 1825 credence tester ARM920TTM ARM946E-STM MIPS64TM

Altera lpm lib

Abstract: atom compiles Using VCS with the Quartus II Software December 2002, ver. 1.0 Introduction Application , high-performance, highcapacity simulation tools such as the Synopsys VCS software to simulate their designs in a more efficient manner. This application note is a getting-started guide to using the VCS software to , /behavioral and timing simulations with the VCS software. Additionally, this document explains how to simulate complex memory types in the VCS software. f Software Requirements This document contains
Altera
Original
Altera lpm lib atom compiles 800-EPLD

HPMX-7102

Abstract: fm-if-out all three mixers through a DC voltage input Vcs. By setting the current varying linearity , Cellular handsets Functional Block Diagram Vcs Mode Select · Wireless data terminals Band , Ratings [1] Parameter Units Min. Max. Vcc Supply Voltage V 5 Vcs Control Voltage , +3.0VDC, Tambient = 25°C, Icc at Vcs = 3V for CDMA 1900 and AMPS and Vcs = 2.5V for CDMA 800 ZRF & LO , otherwise noted. Symbol Parameters and Test Conditions Min. Typ. Gc Conversion Gain Vcs =
Agilent Technologies
Original
HPMX-7102 HPMX-7102-BLK HPMX-7102-TR1 fm-if-out BCC-24 1PIN00 5980-2432E

DCV00512

Abstract: 4 pole Low Voltage Isolator Switch Trigger Circuits 1.0 VCS Gate trigger considerations Driving Voltage Controlled Solidtrons (VCS) is similar to driving power MOSFETs or IGBT devices, but with a few important differences. VCS devices , important difference is that VCS devices cannot hard turn-off high levels of switch conduction current , ), but can only force commutate (turn-off) 30A of switch conduction current. Once a VCS is triggered and , bias recommended for all models of VCS to guarantee Off-State: -5V Absolute Max. Gate bias voltage for
-
OCR Scan
S5001 SMCTTA32N14A10 IRLL110 DCV00512 4 pole Low Voltage Isolator Switch S5001 silicon power Solidtron design of triggering circuit of mosfet

QII53002-7

Abstract: ram memory testbench vhdl code 3. Synopsys VCS Support QII53002-7.1.0 Introduction This chapter is an overview about using the Synopsys VCS software to simulate designs that target Altera® FPGAs. It provides a , , post-synthesis simulations, and gate-level timing simulations using the VCS software. This chapter discusses , VCS Software Compiler Options" on page 3­11 "Using VirSim" on page 3­11 "Debugging Support , Routines with the VCS Software" on page 3­15 "Transport Delays" on page 3­16 "Using NativeLink with the
Altera
Original
ram memory testbench vhdl code

Gate level simulation

Abstract: QII53002-10 3. Synopsys VCS and VCS MX Support QII53002-10.0.0 This chapter describes how to use the Synopsys VCS and VCS MX software to simulate designs that target Altera® FPGAs. This chapter provides , gate-level timing simulations. 1 Verilog HDL design simulation is the same in both the VCS and VCS MX software. In this chapter, VCS MX is used in VHDL design simulation examples. This chapter includes the following topics: "Software Requirements" "Using the VCS or VCS MX Software in the Quartus II
Altera
Original
Gate level simulation

560UH

Abstract: 1N4148 Parameter H833 LLLL Value Supply voltage VDD -0.5V to 7.5V Output voltage, VCS -0.5V to , I = 100mA VCS Max. output regulation voltage 80 90 100 V VDD = 1.8 to 6.5V , including inductor current - 56 64 mA VIN = 3.3V. See Fig. 1. VCS Output voltage on VCS , Lamp Size VIN IIN VCS fEL Brightness TA HV833MG 10in 3.3V 56mA 72V , 10.0in2, VIN = VDD) IIN, VCS, Brightness vs. Inductor Value 80 8 70 7 6 VCS 50 5
Supertex
Original
HV833 560UH 1N4148 1N914 HV833MG-G MO-187 H041309 DSFP-HV833 A062310

transistor r1010

Abstract: pw-3n netlists. To simulate a different operating modes all levels, except VCS, are adjusted with respect to VCC. The VCS is adjusted with respect to VEE ([VEE + 1.1 V $ 50 mV) Package Various simplified , ) FOR LVECL VCCO 1.6 V - 2.0 V HSTL Output Positive Supply VCS Internal Reference Voltage , increase of model complexity and simulation time. Instead, these internal reference voltages (VBB, VCS , slightly due to a IBASER drop across the collector load resistor. VOL can be changed by varying the VCS
ON Semiconductor
Original
transistor r1010 pw-3n 555N BF 245 A spice BF172 MJE 280 power transistor AND8009

ic 4050 pin diagram

Abstract: MM1291 .Overcurrent detection voltage ue CTD=0.082µF VCS=0V VCS=0.05V d MITSUMI Protection of Lithium Ion , VIN (VCC) CS VALM VALML VDF VS1 0V unsettled Load release 0V VCS VST * 1 1.0V on , pin voltage Allowable loss Symbol TSTG TOPR VCC VOC VCS PD Rating -40~+125 -20~+70 -0.3~+18 -18~0 -0.6 , voltage VCS Measurement Conditions VCC=VIN=3.5V VCC=VIN=1.9V Ta=-20°C~70°C VCC=VIN=4.0V 4.5V VOC : L H VCC=VIN=4.5V 4.0V VOC : H L VOC-VOCR VCC=VIN=3.1V 2.0V VGD : H L, VCS=0V VCC=VIN=3.1V 2.0V VCS
Mitsumi
Original
MM1291 ic 4050 pin diagram MM1291AF MM1291A MM1291H
Showing first 20 results.