500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
SN74LS76ADR Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Preset and Clear 16-SOIC 0 to 70 visit Texas Instruments
SN74LS76AD Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Preset and Clear 16-SOIC 0 to 70 visit Texas Instruments
SN74LS76AN3 Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Preset and Clear 16-PDIP 0 to 70 visit Texas Instruments
SN74LS76AN Texas Instruments Dual J-K Positive-Edge-Triggered Flip-Flops with Preset and Clear 16-PDIP 0 to 70 visit Texas Instruments
CD4504BKMSR Intersil Corporation HEX TTL/CMOS TO CMOS TRANSLATOR, INVERTED OUTPUT, CDFP16 visit Intersil
TTL-LOGIC-DATABOOK Texas Instruments TTL-LOGIC-DATABOOK visit Texas Instruments

TTL 74ls76

Catalog Datasheet MFG & Type PDF Document Tags

TTL 74ls76

Abstract: IC 74LS76  Nil2 0 27a 5156 LC74HC76 D u a I J - K F l i P «FI o P With R e gfjá ìnIn D Set WMfz.a-'X Na2027 â'¢LC74HC76à J- 7 'J -y D-yT" I UXTÃV, LS â'¢ TTL (74LS76) â'¢ÃfiíSREISa-sST»*. // â'¢ T TL ©4*4*5 4 LS/74LS n*J*> 9 V 5. T é = 2 5 ±2V, V sS=0V un « t VcCflftx V â'¢ S V VlNmax -0» - 5 V VOUTmai -JO^-^VCC+O-5 V I OUT ±25 mA ¡h*W« I CC/ I Gn// ±50 mA J It // ±20 mA Pómàf^/ 300 mW ttttMHfiK Tit.// -65^+150 x: â'¢Ã­-t-isjí^m Tjl/ t=10*ac
-
OCR Scan
TTL 74ls76 IC 74LS76 74LS76 IC LS 2027 ATJ 2027 C sanyo LS 2027 DIP16 S156TSIWI/8295TSR 2027-1M 15PFV

ci 7476

Abstract: 7476 PIN DIAGRAM and K inputs must be stable while the Clock is HIGH for conventional operation. The 74LS76 is a , SUPPLY CURRENT (TOTAL) 7476 20MHz 10mA 74LS76 45MHz 4mA ORDERING CODE PACKAGES COMMERCIAL RANGE VCC = , are unpredictable if SD and RD go HIGH simultaneously. 2. The 74LS76 is edge triggered. Data must be , temperature range unless otherwise noted.) PARAMETER TEST CONDITIONS1 7476 74LS76 UNIT Min Typ2 , waveforms, VM = 1,3V for 74S; VM = 1,5V for all other TTL families. The shaded areas indicate when the input
-
OCR Scan
ci 7476 7476 PIN DIAGRAM pin diagram of 7476 jk flip flop 7476 pin diagram of ttl 7476 76ls76- N7476N N74LS76N 1N916 1N3064

pin diagram of 7476

Abstract: PIN CONFIGURATION 7476 HIGH for conventional operation. The 74LS76 is a negative edge-triggered flip-flop. The J and K inputs , the outputs to the steady state levels as shown in the Function Table. TYPE 7476 74LS76 TYPICAL f MAx , are unpredictable if 3 D and R d go HIGH simultaneously. 2. The 74LS76 is edge triggered. Data must be , Min Typ2 3.4 0.2 0.4 Max Min 2.7 74LS76 UNIT Typ2 3.4 0.35 0.25 -1 .5 1.0 0.1 0.3 0.4 40 80 80 20 60 , l Vm For all waveforms, V m = 1.3V for 74S; VM = 1.5V for ail other TTL families. The shaded
-
OCR Scan
PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration

PIN CONFIGURATION 7476

Abstract: pin diagram of 7476 HIGH for conventional operation. The 74LS76 is a negative edge-triggered flip-flop. The J and K inputs , , forcing the outputs to the steady state levels as shown in the Function Table. TYPE 7476 74LS76 TYPICAL f , . 2. The 74LS76 is edge triggered. Data must be stable one set-up time prior to the negative edge of , temperature range unless otherwise noted.) 7476 C M a. ? 74LS76 UNIT Max Min 2.7 0.4 Typ2 3.4 0.35 0.25 -1 , waveforms, V m - 1.3V for 74S; Vm = 1.5V for all other TTL families. The shaded areas indicate when the
-
OCR Scan
LS 7476 J-K Flip-Flop 7476 7476 74LS76 logic diagram 7476 ttl TTL 7476

jk flip flop 7476

Abstract: 7476 PIN DIAGRAM and K inputs must be stable while the Clock is HIGH for conventional operation. The 74LS76 is a , (TOTAL) 7476 20MHz 10mA 74LS76 45MHz 4mA ORDERING CODE PACKAGES COMMERCIAL RANGE VCC = 5V±5%; TA = , LOW, but the output states are unpredictable if SD and BD go HIGH simultaneously. 2. The 74LS76 is , CONDITIONS1 7476 74LS76 UNIT Min Typ2 Max Min Typ2 Max HIGH-level 0H output voltage Vcc - MIN , TTL families The shaded areas Indicate when the input is permitted to change for predictable output
-
OCR Scan
74LS76 ttl Jk 7476 LS76 Flip-Flop 7476 flip-flop 74ls76

CI 7474

Abstract: CI 7473 FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED ill (9 D UJ (3 Z o (3 in > O a z o in o z < X o I-3 a. I- O D55 9020 J Q CP K â'ž 0 , /7476, 54H/74H76, 54LS/74LS76 2 7 14 â'" J 0 "Vcc = Pin 14 1-0 CP GND = Pin 7 3 â'" K Q Pins are , '" KC0 0 oL< 12_ O Vcc = Pin 5 GND = Pin 13 13-49 FAIRCHILD DIGITAL TTL TTL SINGLE AND DUAL , /74LS76 J,K "L X X 60 12 20 D58 4L,6B,9B 7 Dual JK 54LS/74LS107 J,K "L â'" X 60 12 20 D57a 3I,6A,9A 8
-
OCR Scan
CI 7474 CI 7473 7474 D latch CI 74LS76 CI 74107 fairchild 9024 54S/74S109 54LS/74LS109 54H/74H74 54S/74S74 54LS/74LS74 54H/74H73

TTL 74ls74

Abstract: 7474 14 PIN FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED ill (9 D UJ (3 Z o (3 in > O a z o in o z < X o I-3 a. I- O D55 9020 J Q CP K â'ž 0 Cd D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 5 11 ~LT 2 â'" J SD 0 _6 14 0 4 â'" CP 12 CP 3-0 K Co Q »1 13 â'"0 K Cd 0 Vcc = Pin 16 GND = Pin 8 D56 9022 SD J Q CP K 0 Cd , /7476, 54H/74H76, 54LS/74LS76 2 7 14 â'" J 0 "Vcc = Pin 14 1-0 CP GND = Pin 7 3 â'" K Q Pins are
-
OCR Scan
TTL 74ls74 7474 14 PIN ttl 74ls109 74LS107 74LS73 74ls74 54LS/74LS73 54H/74H103 54LS/74LS76

Jk 74ls76 pin out

Abstract: 74LS76 pinout SANYO SEMICONDUCTOR CORP 12E »"J 7clci70?b OOOabbñ S LC74HG76M 3035A CMOS High-Speed Standard Logic LC74HC Series ©2186 Features Dual J-K Flip-Flop with Set and Reset The LC74HC76M consists of 2 identical J-K type flip-flops. Uses CMOS silicon gate process technology to achieve operating speeds similar to LS-TTL (74LS76) with the low power dissipation and high noise margin of standard , /74LS TTL logic family. Absolute Maximum Ratings/Ta=25±2°C, Vss=OV Maximum Supply Voltage Maximum
-
OCR Scan
74LS76 pinout 74ls series logic family 74LS76 dual flip-flop j-k flip flop 74ls76 54LS/74LS 5146KI

d146

Abstract: RS latch Pin 7 13-50 FAIRCHILD DIGITAL TTL TTL SINGLE AND DUAL FLIP-FLOPS (Cont'd) Item Function DEVICE NO , 54LS/74LS109 J,K S X X 50 15 20 D60 4L,6B,9B 6 Dual JK 54LS/74LS76 J,K "L X X 60 12 20 D58 4L,6B,9B 7
-
OCR Scan
d146 RS latch 74LS78 7475 D latch d147 74LS114 54H/74H78 54H/74H106 54S/74S112 54LS/74LS112 54H/74H108 54S/74S113

TTL 74ls74

Abstract: 74ls74 FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED ill (9 D UJ (3 Z o (3 in > O a z o in o z < X o I-3 a. I- O D55 9020 J Q CP K â'ž 0 Cd D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 5 11 ~LT 2 â'" J SD 0 _6 14 0 4 â'" CP 12 , /7476, 54H/74H76, 54LS/74LS76 2 7 14 â'" J 0 "Vcc = Pin 14 1-0 CP GND = Pin 7 3 â'" K Q Pins are , '" KC0 0 oL< 12_ O Vcc = Pin 5 GND = Pin 13 13-49 FAIRCHILD DIGITAL TTL TTL SINGLE AND DUAL
-
OCR Scan
7476 JK TTL 7474 ttl 7474 14 PIN 7474 PIN DIAGRAM pin diagram 7474 jk 7474 74H71 54H/74H101 54H/74H72 54H/74H102 54LS/74LS113

ci 7475

Abstract: D147 FAIRCHILD LOGIC/CONNECTION DIAGRAMS D145 9370, 9374 DIGITAL -TTL 0146 9314, 93L14 D147 54/74279, 54LS/74LS279 7 1 2 6 3 5 il Ao Ai A2 A3 El RBI RBO a b c d e I 9 TTTTTTTT 4 13 12 11 10 9 15 14 1 3 2 4 14 6 5 7 11 mijum Vcc E Do So Di Si D2 S2 D3 S3 MR Qo Ql 02 O3 TT 15 13 12 10 , Pin 16 GND = Pin 8 13-62 FAIRCHILD DIGITAL TTL TTL SINGLE AND DUAL FLIP-FLOPS (Cont'd) Item , 5 Dual JK 54LS/74LS109 J,K S X X 50 15 20 D60 4L,6B,9B 6 Dual JK 54LS/74LS76 J,K "L X X 60 12 20
-
OCR Scan
ci 7475 74LS109 74L576 TTL 7475 fairchild 9314 pin diagram 7475 54LS/74LS75 93L08 54LS/74LS77 54S/74S175 54LS/74LS175 54S/74S174

CI 74LS90

Abstract: ci 74193 DIGITAL TTL COUNTERS | Item Function DEVICE NO. Modulo Parallel Load * | Clock Transition i Max Clock , asynchronous, S = synchronous 9-15 FAIRCHILD DIGITAL TTL TTL SINGLE AND DUAL FLIP-FLOPS (Cont'd) Item , 5 Dual JK 54LS/74LS109 J,K S X X 50 15 20 D60 4L,6B,9B 6 Dual JK 54LS/74LS76 J,K "L X X 60 12 20
-
OCR Scan
74LS92 CI 74LS90 ci 74193 ci 74ls193 CI 74196 ci 7492 CI 74176 54/7490A 54LS/74LS90 S4/74293 54LS/74LS293 S4/7493A

7475 D latch

Abstract: D146 12 Vcc = Pin 16 GND = Pin 8 13-53 FAIRCHILD DIGITAL TTL TTL SINGLE AND DUAL FLIP-FLOPS (Cont'd , D60 4L,6B,9B 5 Dual JK 54LS/74LS109 J,K S X X 50 15 20 D60 4L,6B,9B 6 Dual JK 54LS/74LS76 J,K "L X X
-
OCR Scan
7475 data latch CI 74109 Fairchild 902 1L20 TTL 74109 54LS/74LS541 54LS/74LS78 54LS/74LS168 54LS/74LS169 54LS/74LS490 54LS/74LS373

logic ic 74LS76 pin diagram

Abstract: j-k flip flop 74ls76 LS TTL DN74LS Series DN74LS76 D N 74LS76 D ^ 74^ 7^ Dual J-K F lip -F lo p s (with S e t and Reset) Description D N 7 4 L S 7 6 contains tw o negative-edge triggered J-K flip-flop circuits, each w ith independent clock-C P, J, K, and directcoupled set and reset input terminals. P -2 · · · , 117- LS TTL DN74LS Series DC characteristics ( T a = - -20- |- 7 5 ° C ) Parameter Input , equivalent. 118- - LS TTL DN74LS Series [ 2 ] tpH i , tpLH
-
OCR Scan
logic ic 74LS76 pin diagram

74LS82

Abstract: 74LS176 SEMICONDUCTOR 09920 T-4 3I-V) > GOULD Electronics 7400 TTL Cells CM OS Gate Array and Standard , , 2.0, and 1.2 Micron CMOS processes. Figure 1. typical 7400 Workstation Sym bols 7400 TTL Cells, a , fabricated in silicon. The main advantage of using 7400 TTL Cells is the reduced design time for most system , system for circuit optimization, 7400 TTL Cells give the system designer both short design times and efficient ASIC circuits. Designing with the 7400 TTL Cells, the system designer also has the option to sim
-
OCR Scan
74LS82 74LS176 74LS94 74LS286 74ls150 74LS177

74hct76

Abstract: HC76 GD54/74HC76, GD54/74HCT76 DUAL J-K FLIP-FLOPS WITH PRESET & CLEAR General Description These devices are identical in pinout to the 54/74LS76. These flip-flops are edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each flip-flop has independent J , Power consumption characteristic of CMOS devices â'¢ Output drive capability: 10 LS TTL Loads Min. â'¢ Operating speed superior to LS TTL â'¢ Wide operating voltage range: for HC 2 to 6 volts for HCT 4.5 to
-
OCR Scan
74hct76 HC76 74HC76 LS 74LS76 74HC GD54HC76 54/74LS76 GD54HCT76 GD74HCT76 GD54/74HC/HC76

MAX77100

Abstract: IC-74 SANYO SEMICONDUCTOR CORP 53E T > TW OTb 0010S31 037 « T S A J r- H4>~ 0 7 - 0 7 No.3628 f MLC74HC76M CMOS High-Speed Standard Logic Dual J-K Flip-Flop with Reset and Set F e a tu re s · The MLC74HC76M consists of 2 identical J-K type flip-flops. · Uses CMOS silicon gate process technology to achieve operating speeds sim ilar to LS-TTL (74LS76) with the low power dissipation , compatible with the standard 54LS/74LS TTL logic family. A b so lu te M axim um R atin g s a tT a = 2 5 ± 2
-
OCR Scan
MAX77100 IC-74 IC74 0Q10S3H MLC74HC

FZH115B

Abstract: fzh261 Digital I.C.s, 74INTEGRATED CIRCUITS DIGITAL TTL, 74LS & 74HC Series Quad 2-input NAND gate Quad 2-input NAND gate, open collector Quad 2-input NOR gate Quad 2-input NOR gate, open collector Hex inverter Hex inverter, O/C collector Hex inverter, Buffer 30V O/P Hex buffer 30V O/P Quad 2 , 74LS74 74LS75 74HC74 74HC75 7476 7480 7482 74LS76 74HC76 7483 7485 7486 7490 7491 , 0.67 0.49 0.44 2.59 2.32 74LS75 74LS76 74LS83 74LS85 74LS86 74LS90 74LS92 74LS93
Electro Value
Original
FZH115B fzh261 FZK105 FZH131 FZJ111 FZH115 16-DIL

74LS82

Abstract: 74245 BIDIRECTIONAL BUFFER IC gate delays in the order of 0.4 ns · 200 MHz toggle frequency · ADVANCELL(TM > compatible · TTL/CMOS , performance systems previously requiring TTL, Schottky TTL and ECL solutions. Siemens Aktiengesellschaft 1 , 1.5V and 3.5V input levels. TTL input buffers provide standard 0.8V and 2.0V input levels. Schmitt trigger input cells offer 1.2V of hysterisis for CMOS levels and 0.7V for TTL levels. More details of , Level Input Buffer Clock Driver with CMOS Level Schmitt Input Buffer Clock Driver with TTL Level Input
-
OCR Scan
74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 la 4508 ic schematic diagram advantages for ic 7473 4 BIT COUNTER 74669 TC140G SC12D4 SC18D4 SC27D4 SC37D4 SC44D4

74ls82

Abstract: 74245 BIDIRECTIONAL BUFFER ICTTL/CMOS and Schmitt trigger I/O compatibility â'¢ Slew-rate output buffers â'¢ High density Static , hardware platform for a multitude of high performance systems previously requiring TTL, Schottky TTL and , provide standard 1.5V and 3.5V input levels. TTL input buffers provide standard 0.8V and 2.0V input levels. Schmitt trigger input cells offer 1.2V of hysterisis for CMOS levels and 0.7V for TTL levels. More details , D 1.80 DRVTx Clock Driver with TTL Level Input Buffer U D 1.29 IBUFx CMOS Level Input Buffer N U D
-
OCR Scan
ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder Quad 2 input nand gate cd 4093
Showing first 20 results.