500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
ISL89367FRTAZ-T Intersil Corporation High Speed, Dual Channel, 6A, MOSFET Driver With Programmable Rising and Falling Edge Delay Timers; DFN16; Temp Range: -40° to 125°C visit Intersil Buy
ISL89367FRTAZ Intersil Corporation High Speed, Dual Channel, 6A, MOSFET Driver With Programmable Rising and Falling Edge Delay Timers; DFN16; Temp Range: -40° to 125°C visit Intersil Buy
TPS22990NDMLR Texas Instruments 5.5V, 10A, 3.9mΩ Load Switch with Adjustable Rise Time and Power Good 10-WSON -40 to 105 visit Texas Instruments Buy
TPS22990DMLT Texas Instruments 5.5V, 10A, 3.9mΩ Load Switch with Adjustable Rise Time and Power Good 10-WSON -40 to 105 visit Texas Instruments
TPS22967DSGT Texas Instruments 5.5V, 4A, 22mΩ Load Switch with Quick Output Discharge and Adjustable Rise Time 8-WSON -40 to 85 visit Texas Instruments
TPS22967DSGR Texas Instruments 5.5V, 4A, 22mΩ Load Switch with Quick Output Discharge and Adjustable Rise Time 8-WSON -40 to 85 visit Texas Instruments Buy

TTL 74ls00 rise and fall time

Catalog Datasheet MFG & Type PDF Document Tags

74LS00 TTL

Abstract: 74LS00 noise immunity the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated , 3. The 74LS00 gate which has an Iil of 0.36 mA and an I ih of 20 |iA, has input LOW load factor of , the 74LS00 (Commercial Grade) will sink 8.0 mA in the LOW state and source 400 l±A in the HIGH state , or 10 U.L. 40nA Relative load and drive factors for the basic TTL families are given in Table 1 , used TTL inputs should not be left floating, but should be held between 2.4V and the absolute maximum
-
OCR Scan
74LS00 TTL 74LS00 noise immunity 74LS00 fan-out 74LS00 gate 7400 fan-in 74ls00 applications 54H/74H 54LS/74LS

IC TTL 74LS00

Abstract: TTL LS 7400 ) can be very useful for this purpose. OUTPUT RISE AND FALL TIMES provide important information in determining reflection waveforms and crosstalk coefficients. Typical rise and fall times are approximately 6 ns for LS and about 2.0 ns for FASTTM with a 50 pF load (measured 10 ­ 90%). Output rise and fall , the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated , ? Temperature VCC Input rise/fall time Output loading (current/capacitance) Others > ATE functional data
-
Original
IC TTL 74LS00 TTL LS 7400 IC TTL 74 ls 04 7400 fan-out cmos 7400 fan-out TTL 7400 catalog

74LS00 CMOS

Abstract: 74LS00 gate diagram VoUT Operating Temperature Topg Input Rise/Fall Time tr, tf 2.0 to 6.0 0 to Vcc Ã' to VCC -40 to +85 , Storage Temperature Tstg -65 to +150 °C Lead Temperature and Time Tsol t=10sec 260 °C unit V V V , process technology to achieve operating speeds similar to LS-TTL (74LS00) with the low power dissipation and high noise margin of standard CMOS ICs. â'¢ Has buffered outputs, improving the output transition characteristics. â'¢ All inputs and outputs are protected from damage. â'¢ The LC74HC00M is functionally as well
-
OCR Scan
LC74HC00WB 74LS00 CMOS 74LS00 gate diagram 74LS00 circuit diagram with voltage ttl 74ls00 series 74LS00 pinout CMOS 74LS00 LC74HC LC74HC00 5306KI/4106KI

74LS00 pinout

Abstract: 74hc00 and gates V Operating Temperature TA GD74 Types GD54 Types -40 -55 + 85 + 125 °c input Rise and Fall times , identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications. Features â'¢ Low Power consumption characteristic of CMOS devices â'¢ Output drive capability: 10 LS TTL Loads Min. â'¢ Operating speed superior to LS TTL â'¢ Wide operating voltage range: for HC 2 to 6
-
OCR Scan
GD74HC00 GD54HC00 74hc00 and gates 74HC00 TTL 74HC00 5V 74HC00 pin configuration logic symbol 74LS00 GD54/74HC00 GD54/74HCT00 54/74LS00 GD74HCT00 GD54HCT00

TTL 74HC00

Abstract: 74LS00 TTL and Fall times tr, t, GD54/74HC Types at 2V at 4 5V at 6 V GD54/74HCT Types at 4 5V 1000 500 400 500 , in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for opération over Wide temperature ranges to meet in-dustry and military spécifications. Features â'¢ Low Power consumption characteristic of CMOS devices â'¢ Output drive capability: 10 LS TTL Loads Min. â'¢ Operating speed superior to LS TTL â'¢ Wide operating voltage range: for HC 2 to 6 volts
-
OCR Scan
TTL 74ls00 logic symbol 74LS00 74LS00 function table 74HC00 CMOS 000M5L7 00Q42 D0Q457Q

TTL 74HC00

Abstract: 74HCoo V Operating Temperature TA: GD74 Types GD54 Types -40 -55 + 85 + 125 °C Input Rise and Fall times , identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications. Features â'¢ Low Power consumption characteristic of CMOS devices â'¢ Output drive capability: 10 LS TTL Loads Min. â'¢ Operating speed superior to LS TTL â'¢ Wide operating voltage range: for HC 2 to 6
-
OCR Scan
74HCoo pin diagram of 74ls00 74hc00 tphl tplh tPHL 74hc00 74HC 74HCT00

74LS00 integrated circuit

Abstract: Rise and Fall Time (Vcc = 4.5 to 5.5V) 0 to 500 ns V cc DC SPECIFICATIO NS Test Conditions , Package) C1R (Chip Carrier) tPLH = tPHL â  PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 â , families. M54/74HC devices are designed to directly interface HSC2MOS systems with TTL and NMOS ,   COMPATIBLE WITH TTL OUTPUTS V ih = 2V (MIN.) V il = 0.8V (MAX) â  OUTPUTS DRIVE CAPABILITY 10 LSTTLLOADS , stages including buffer output, which ena­ bles high noise immunity and stable output. All inputs are
-
OCR Scan
74LS00 integrated circuit M54HCT00 M74HCT00 M54/74HCT00 54HCT00F1R 74HCT00M 74HCT00B1R
Abstract: V VOUT 0~VCC V Operating temperature Topr â'40~85 °C Input rise and fall , for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS , propagation delays: tpLH â¼ tpHL â' â'¢ Pin and function compatible with 74LS00 Pin Assignment , provide high noise immunity and stable output. All inputs are equipped with protection circuits against , dissipation: ICC = 1 µA (max) at Ta = 25°C â'¢ Compatible with TTL outputs: VIH = 2 V (min) VIL = 0.8 Toshiba
Original
TC74HCT00AP/AF/AFN TC74HCT00AP TC74HCT00AF TC74HCT00AFN TC74HCT00A DIP14-P-300-2

74LS00 integrated circuit

Abstract: 74ls00 tr tf Voltage Input Voltage Output Voltage Operating Temperature Input Rise and Fall Time SYM BO L V cc , power dissipation. This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. The internal circuit is composed of 3 stages including butter output, which provide high noise im m unity and stable , =4mA(Min.) · Balanced Propagation Delays t pi_ H-t PH i_ · Pin and Function Compatible with 74LS00
-
OCR Scan
74ls00 tr tf 14PIN 34TYF 4-P-150-1 PK271

of ic 74ls00

Abstract: IC TTL 74LS00 Output voltage Operating temperature Input rise and fall time Symbol VCC VIN VOUT Topr tr, tf Rating 4.5 , interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage , mA (min) Balanced propagation delays: tpLH - tpHL Pin and function compatible with 74LS00 Pin , immunity and stable output. All inputs are equipped with protection circuits against static discharge or , ) at Ta = 25°C Compatible with TTL outputs: VIH = 2 V (min) VIL = 0.8 V (max) Wide interfacing ability
Toshiba
Original
of ic 74ls00 IC TTL 74LS00 propagation delay 74LS00 PIN SOL14-P-150-1
Abstract: Rise and Fall Time V 0â'"Vcc -4 0 -8 5 tr, t f °C 0-500 ns DC ELECTRICAL , as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. The internal circuit is composed of 3 stages including butter output, which provide high noise im m unity and stable output. All inputs are equipped with , Delays t pi_ â'"t PH H i_ â'¢ Pin and Function Compatible with 74LS00 [ [ [ 14 Vcc 4 -
OCR Scan
34TYP

of ic 74ls00

Abstract: ic 74LS00 Topr -40~85 °C Input rise and fall time tr, tf 0~500 ns Output voltage Note , for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS , : tpLH tpHL - · Pin and function compatible with 74LS00 TC74HCT00AFN Pin Assignment , provide high noise immunity and stable output. All inputs are equipped with protection circuits against , dissipation: ICC = 1 A (max) at Ta = 25°C · Compatible with TTL outputs: VIH = 2 V (min) VIL = 0.8 V
Toshiba
Original
ic 74LS00

of ic 74ls00

Abstract: IC TTL 74LS00 Output voltage Operating temperature Input rise and fall time Symbol VCC VIN VOUT Topr tr, tf Rating 4.5 , interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage , IOL = 4 mA (min) Balanced propagation delays: tpLH - tpHL Pin and function compatible with 74LS00 , immunity and stable output. All inputs are equipped with protection circuits against static discharge or , (max) at Ta = 25°C Compatible with TTL outputs: VIH = 2 V (min) VIL = 0.8 V (max) Wide interfacing
Toshiba
Original

74ls00 tr tf TTL

Abstract: 74LS00 truth table Temperature Topr -40-85 °C Input Rise and Fall Time tr, tf 0-500 ns DC ELECTRICAL CHARACTERISTICS , power dissipation. This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. The internal circuit is composed of 3 stages including butter output, which provide high noise immunity and stable , '¢ Low Power Dissipation.'cc = 1 at Ta = 25°C â'¢ Compatible with TTL outputs â'¢â'¢â
-
OCR Scan
74ls00 tr tf TTL 74LS00 truth table SOLI4-P-150-1 515TYP

pin diagram of ic 74ls00

Abstract: 74LS00 gate diagram Series M74HC Series Input Rise and Fall Time (VCC = 4.5 to 5.5V) V o -55 to +125 -40 to +85 0 , DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL , interface HSC2MOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL , (V) TA = 25 C 54HC and 74HC Min. Typ. Max. tTLH tTHL Output Transition Time 4.5 8 , .) AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS
STMicroelectronics
Original
M54HCT00F1R M74HCT00M1R M74HCT00B1R M74HCT00C1R pin diagram of ic 74ls00 74LS00 Electrical and Switching characteristics M74HCT00B1 74ls00 circuit diagram M54/M74HCT00 P027A

74LS00 truth table

Abstract: 74LS00 ~Vcc V Operating Temperature Topr -40-85 °C Input Rise and Fall Time tr, tf 0-500 ns DC ELECTRICAL , power dissipation. This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. The internal circuit is composed of 3 stages including butter output, which provide high noise immunity and stable , '¢ Low Power Dissipation.'cc = 1 ,«A(Max.) at Ta = 25 °C â'¢ Compatible with TTL
-
OCR Scan

74LS00 truth table

Abstract: 74LS00 CMOS Output Voltage VoUT 0~Vcc V Operating Temperature Topr -40-85 °C Input Rise and Fall Time tr, tf 0-500 , power dissipation. This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. The internal circuit is composed of 3 stages including butter output, which provide high noise immunity and stable , '¢ Low Power Dissipation.'cc = 1 ¿¿A(Max.) at Ta = 25 °C â'¢ Compatible with TTL
-
OCR Scan
74LS00 impedance PT271

pin diagram of ic 74ls00

Abstract: M74HCT00B1 Series M74HC Series Input Rise and Fall Time (VCC = 4.5 to 5.5V) V o -55 to +125 -40 to +85 0 , DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL , interface HSC2MOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL , (V) TA = 25 C 54HC and 74HC Min. Typ. Max. tTLH tTHL Output Transition Time 4.5 8 , .) AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS
STMicroelectronics
Original
Abstract: Input Rise and Fall times tr, tf: G D 5 4/7 4H C Types at 2V at 4 .5 V at 6V 4-4 MAX. 2 4 .5 , identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­ dustry and military specifications , Features â'¢ Low Power consumption characteristic of CMOS devices â'¢ Output drive capability: 10 LS TTL Loads Min. â'¢ Operating speed superior to LS TTL â'¢ Wide operating voltage range: for HC 2 to 6 -
OCR Scan

internal structure 74LS00 nand gate

Abstract: Multivibrator 7400 examples coefficients. Typical rise and fall times are approximately 6 ns for LS with a 50 pF load (measured 10 ­ 90%). Output rise and fall times become longer as capacitive load is increased. INTERCONNECTION DELAYS For , output impedance, tending to produce a signal transition having the same rise or fall time as in the , Schottky-Clamped logic, and finally to the modern advanced families of TTL logic. The popularity of these TTL , current and power reduction improvement over standard 7400 TTL by a factor of 5. This is accomplished by
ON Semiconductor
Original
internal structure 74LS00 nand gate Multivibrator 7400 examples 93831A IC TTL 7400 quiescent power 74lsxxx RS-481-A
Showing first 20 results.