Top Results
| Part | Manufacturer | Description | Datasheet | BUY |
|---|---|---|---|---|
| SPARTAN-6LX16-REF | Texas Instruments | Spartan-6 LX16 Eval Kit |  |
|
| SPARTAN-6-LX150T-REF | Texas Instruments | Spartan-6 LX150T Dev Kit | |
|
| SPARTAN-3TM-CYCLONE-IITM-PCI-EXPRESS-DEV-KIT | Texas Instruments | Spartan 3?/Cyclone II? based x1 PCI Express Development kit | |
Spartan-6 LXT
| Catalog Datasheet | MFG & Type | Document Tags | |
|---|---|---|---|
virtex-6 ML605 user guideAbstract: virtex-7 LXT Family Resource Usage for Streaming with 2-Byte Lane Width Spartan-6 LXT Family Lanes 1 , 2 Table 11: Spartan-6 LXT Family Resource Usage for Framing with 2-Byte Lane Width Spartan-6 LXT , IP Aurora 8B/10B v7.1 Table 12: Spartan-6 LXT Family Resource Usage for Streaming with 4-Byte Lane Width Spartan-6 LXT Family Lanes 1 2 4 Streaming Duplex Resource Type FFs LUTs FFs LUTs FFs LUTs , RX Only 170 117 383 284 683 493 Table 13: Spartan-6 LXT Family Resource Usage for Framing with 4 |
Xilinx Original |
|
virtex-6 ML605 user guide virtex-7 sp605 UG476 virtex7 ARM v7 block diagram DS797 |
virtex-7Abstract: Aurora LXT Family Resource Usage for Streaming with 2-Byte Lane Width Spartan-6 LXT Family Lanes 1 , 2 Table 11: Spartan-6 LXT Family Resource Usage for Framing with 2-Byte Lane Width Spartan-6 LXT , Aurora 8B/10B v8.1 Table 12: Spartan-6 LXT Family Resource Usage for Streaming with 4-Byte Lane Width Spartan-6 LXT Family Lanes 1 2 4 Streaming Duplex Resource Type FFs LUTs FFs LUTs FFs LUTs Simplex , Only 170 117 383 284 683 493 Table 13: Spartan-6 LXT Family Resource Usage for Framing with 4 |
Xilinx Original |
|
Aurora LX240T xilinx virtex-7 LX240T-FF1156 Spartan-6 LXT vhdl coding for error correction and detection |
virtex-6 ML605 user guideAbstract: UG353 Core Specifics Virtex-5 LXT/SXT/FXT/TXT Virtex-6 LXT/SXT/CXT/HXT, -1L Spartan-6 LXT LocalLink , LogiCORE IP Aurora 8B/10B v5.3 Table 12: Spartan-6 LXT Family Resource Usage for Streaming for 2-byte Lane Width Spartan-6 LXT Family Lanes 1 Streaming Duplex Resource Type FFs LUTs FFs LUTs FFs LUTs , : Spartan-6 LXT Family Resource Usage for Framing for 2-byte Lane Width Spartan-6 LXT Family Lanes 1 , 224 502 407 801 642 2 2 4 2 Table 14: Spartan-6 LXT Family Resource Usage for Streaming |
Xilinx Original |
|
UG353 vhdl code 8 bit LFSR SP006 virtex 5 fpga utilization Xilinx ISE Design Suite 14.2 ML605 UCF FILE DS637 ML605 |
| Abstract: Transceivers Low-Cost, Easy-to-Use Connectivity Solutions for Spartan-6 FPGAs â'¢ Spartan-6 LXT FPGAs are , SPARTAN-6 LXT FPGA â'¢ Lowest-Cost Logic â'¢ Low-Cost Serial Connectivity - 8 GTP 3.1258Gb/s , controller design GbE (RJ-45) Spartan-6 LXT FPGA Virtex-6 Connectivity Targeted Reference Design includes: Memory GTP User Application Virtex-6 LXT FPGA Glue Logic Local Link to AXI4 , Transceivers â'¢ Virtex-6 LXT/SXT FPGAs serve applications that require high-performance logic, DSP, and |
Xilinx Original |
|
LX45T |
virtex 6 fpga based image processingAbstract: SPARTAN-6 image processing standards-based configuration. Spartan-6 LXT FPGAs extend the LX family to deliver up to eight 3.125Gbps GTP , Spartan-6 LXT: 100Mbps to 3.125Gbps Implement serial protocols at lowest power PCI Express Block in Spartan-6 LXT FPGA Integrated block for PCI Express designs Optimized Power Saving Modes Hibernate , FPGA FAMILY spartan-6 FPGAs Th e Low-Cost Programmable Silicon Foundation for Targeted , for low cost and low power, the new Spartan®-6 family is the answer. This silicon foundation of the |
Xilinx Original |
|
DSP48A1 LX150T virtex 6 fpga based image processing SPARTAN-6 image processing Xilinx Spartan-6 FPGA Kits spartan 6 LX150t Digital filter design for SPARTAN 6 FPGA |
XA6SLX75Abstract: spartan6 optimized â'¢ XA Spartan-6 LXT FPGA: High-speed serial connectivity Automotive Temperatures: â , . All XA Spartan-6 LXT devices have 2â'"4 gigabit transceiver circuits. Each GTP transceiver is a , supports a data rate of 2.0 Gb/s per lane. The XA Spartan-6 LXT devices include one integrated Endpoint , Spartan-6 LX -2, -3 -2, -3(1) XA Spartan-6 LXT -2, -3 -2, -3(1) Notes: 1. The , Guide (UG386) This guide describes the GTP transceivers available in all Spartan-6 LXT FPGAs. Spartan-6 |
Xilinx Original |
|
XA6SLX75 spartan6 ug384 SPARTAN-6 LPDDR KINTEX 7 DS170 UG384 UG389 UG388 UG382 UG393 |
XA6SLX45Abstract: Spartan-6 FPGA Spartan-6 LX FPGA: Logic optimized · XA Spartan-6 LXT FPGA: High-speed serial connectivity Automotive , capable of coping with the signal integrity issues at these high data rates. All XA Spartan-6 LXT , supports a data rate of 2.0 Gb/s per lane. The XA Spartan-6 LXT devices include one integrated Endpoint , ) available in all Spartan-6 devices. This guide describes the GTP transceivers available in all Spartan-6 , transceivers, the LX and LXT pinouts are not compatible. Table 2: XA Spartan-6 Device-Package Combinations and |
Xilinx Original |
|
UG381 XA6SLX45 Spartan-6 FPGA iodelay XA6SLX16 SPARTAN 6 UG385 UG380 |
XA6SLX16Abstract: SPARTAN 6 UG385 Family: · XA Spartan-6 LX FPGA: Logic optimized · XA Spartan-6 LXT FPGA: High-speed serial connectivity , . All XA Spartan-6 LXT devices have 24 gigabit transceiver circuits. Each GTP transceiver is a combined , /s per lane. The XA Spartan-6 LXT devices include one integrated Endpoint block for PCI Express , Range Device Family I-Grade 40°C to +100°C XA Spartan-6 LX XA Spartan-6 LXT Notes: 1. The Q-Grade , (UG386) This guide describes the GTP transceivers available in all Spartan-6 LXT FPGAs. Spartan-6 FPGA |
Xilinx Original |
|
FTG256 XA6SLX100 Spartan-6 PCB design guide XA6SLX4 XA6sLx25 UG383 UG394 |
Spartan-6 Family OverviewAbstract: Spartan-6 Spartan-6 FPGA Features · Spartan-6 Family: · Spartan-6 LX FPGA: Logic optimized · Spartan-6 LXT FPGA , . All Spartan-6 LXT devices have 28 gigabit transceiver circuits. Each GTP transceiver is a combined , /s per lane. The Spartan-6 LXT devices include one integrated Endpoint block for PCI Express , Spartan-6 LXT Commercial (C) 0°C to +85°C -3, -3N, -2, -1L -3, -3N, -2 Industrial (I) 40°C to , guide describes the GTP transceivers available in all the Spartan-6 LXT FPGAs. Spartan-6 FPGA DSP48A1 |
Xilinx Original |
|
DS160 Spartan-6 Family Overview XC6SLX CSG324 XC6SL XC6SLX150 DS172 |
SPARTAN 6 xc6slx45 pin configurationAbstract: XC6SLX45 optimized - Spartan-6 LXT FPGA: High-speed serial connectivity Designed for low cost - Multiple efficient , signal integrity issues at these high data rates. All Spartan-6 LXT devices have 28 gigabit , ). When using 8B/10B encoding, this supports a data rate of 2.0 Gb/s per lane. The Spartan-6 LXT , transceivers available in all the Spartan-6 LXT FPGAs. Spartan-6 FPGA Configuration Guide (UG380) This , transceivers, the LX and LXT pinouts are not compatible. Table 2: Spartan-6 Device-Package Combinations and |
Xilinx Original |
|
SPARTAN 6 xc6slx45 pin configuration XC6SLX45 XC6SLX16 XC6SLX9 spartan 6 partial configuration ISERDES spartan 6 |
xc6slx45 pinoutAbstract: DS160 : Logic optimized · Spartan-6 LXT FPGA: High-speed serial connectivity Designed for low cost · , of coping with the signal integrity issues at these high data rates. All Spartan-6 LXT devices have , /s per lane. The Spartan-6 LXT devices include one integrated Endpoint block for PCI Express , transceivers available in all the Spartan-6 LXT FPGAs. Spartan-6 FPGA Configuration Guide (UG380) This , Table 2. Due to the transceivers, the LX and LXT pinouts are not compatible. Table 2: Spartan-6 |
Xilinx Original |
|
xc6slx45 pinout xc6slx75t XC6SLX4 2 CSG225 I XC6SLX75 XC6SLX9 2 CSG225 I DSP48A1 UG389 |
iodelayAbstract: SPARTAN-6 GTP : Logic optimized · Spartan-6 LXT FPGA: High-speed serial connectivity Designed for low cost · , signal integrity issues at these high data rates. All Spartan-6 LXT devices have 28 gigabit , /10B encoding, this supports a data rate of 2.0 Gb/s per lane. The Spartan-6 LXT devices include one , (UG382) This guide describes the GTP transceivers available in all the Spartan-6 LXT FPGAs. Spartan-6 , transceivers, the LX and LXT pinouts are not compatible. Table 2: Spartan-6 Device-Package Combinations and |
Xilinx Original |
|
SPARTAN-6 GTP SPARTAN 6 peripherals datasheet spi flash spartan 6 SPARTAN 6 SPARTAN 6 ethernet datasheet XC6SLX25 |
DS160Abstract: SPARTAN 6 optimized - Spartan-6 LXT FPGA: High-speed serial connectivity Designed for low cost - Multiple efficient , these high data rates. All Spartan-6 LXT devices have 28 gigabit transceiver circuits. Each GTP , /10B encoding, this supports a data rate of 2.0 Gb/s per lane. The Spartan-6 LXT devices include one , Spartan-6 devices. This guide describes the GTP transceivers available in all the Spartan-6 LXT FPGAs , , the LX and LXT pinouts are not compatible. Table 2: Spartan-6 Device-Package Combinations and Maximum |
Xilinx Original |
|
XC6SLX45T SPARTAN 6 xc6slx45t ethernet controller XC6SLX75 DDR3 XC6SLX9 PIN DEFINITIONS XC6SLX100 |
UG380Abstract: Spartan-6 PCB design guide : Logic optimized · Spartan-6 LXT FPGA: High-speed serial connectivity Designed for low cost · , these high data rates. All Spartan-6 LXT devices have 28 gigabit transceiver circuits. Each GTP , supports a data rate of 2.0 Gb/s per lane. The Spartan-6 LXT devices include one integrated Endpoint block , ) This guide describes the GTP transceivers available in all the Spartan-6 LXT FPGAs. Spartan-6 FPGA , 11 Spartan-6 Family Overview DS160 (v1.7) March 21, 2011 Preliminary Product Specification |
Xilinx Original |
|
lx25t spartan6 block ram spartan6 lx25 XC6SLX25T CSG484 |
R_10024Abstract: Avateq, NXP and Xilinx join to meet design challenge ActiveCore platform. For example, the Spartan-6 LXT includes 3.2 Gbps GTP transceivers, which are ideal for , logic using cost-effective Xilinx, Inc. (San Jose, CA, www.xilinx.com) Spartan-6 FPGAs. Utilizing NXP , interworking between the Spartan-6 FPGA and NXP Semiconductorsâ' CGV high speed converters. Xilinx FPGAs , be found at www.avateq.com. Xilinx Spartan-6 FPGA SP605 evaliation board SP605-ADC1613D125 SFP , repeater Xilinx Spartan-6 FPGA SP605 evaliation board SP605-DAC1408D650 SFP adaptor (AVQ-SP6DAC-SFP |
NXP Semiconductors Original |
|
R_10024 Avateq, NXP and Xilinx join to meet design challenge |
AMBA AXI specificationsAbstract: vhdl code for spartan 6 supported device families are: · · · · · · · Virtex-7 Kintex-7 Virtex-6 LXT Virtex-6 SXT Virtex-6 HXT Spartan-6 LXT XA Spartan-6 LXT References 1. 2. 3. 4. 5. 6. 7. 8. 9. VESA DisplayPort Standard v1 , Specifics Supported Device Family (1) Supported User Interfaces Virtex-7, Kintex-7, Virtex-6, Spartan-6 , specifically for the Spartan-6 FPGA Consumer Video Kit (CVK). XAPP593, Displayport Sink Reference Design , Spartan-6 FPGA Consumer Video Kit (CVK1.0). Both documents can be found on xilinx.com. I/O Signals |
Xilinx Original |
|
AMBA AXI specifications vhdl code for spartan 6 Xilinx Spartan6 Design Kit displayport 1.3 STANDARD AMBA AXI verilog code virtex5 vhdl code for dvi controller DS802 |
xc3s500e fg320Abstract: xc3s1800a XI LI NX S PARTAN ®-6 FAM I LY FPGAS Spartan-6 LX FPGAs Spartan-6 LXT FPGAs Optimized for , 1,430 2,278 3,758 6,822 11,662 15,822 23,038 3,758 6,822 11,662 15,822 , ) 2 2 2 2 4 6 6 6 2 4 6 6 6 Maximum Single-Ended Pins 132 , x 31 mm Notes: 1. 2. 3. 4. 5. 6. 7. 266 316 280 326 338 358 408 480 498 250 (2) 576 Each Spartan-6 FPGA CLB contains four LUTs and eight |
Xilinx Original |
|
xc3s500e fg320 xc3s1800a fgg 484 XC3S50A/AN VQ100 XC3S250E vqg100 SPARTAN-3 XC3S400 pq208 architecture XC6SLX100T XC6SLX150T VQ100 CP132 TQ144 PQ208 |
XC6SLX25T-CSG324Abstract: SPARTAN-6 guarantee critical timing Uses GTP transceivers for Spartan-6 LXT devices · · · · 2.5 Gbps line speed , v LogiCORE IP Spartan-6 FPGA Integrated Endpoint Block v2.4 for PCI Express DS801 January 18, 2012 Product Specification Introduction The LogiCORETM IP Spartan®-6 FPGA Integrated Endpoint Block , for use with Spartan-6 FPGAs. The Spartan-6 FPGA Integrated Endpoint Block for PCI Express (PCIe , PCIe Base Specification Compliance 1-lane Integrated Endpoint Block Spartan-6 32 x1 2.5 GT/s v1 |
Xilinx Original |
|
XC6SLX25T-CSG324 spartan ucf file 6 xc6slx25tcsg324 UG672 |
AES-S6DEV-LX150T-GAbstract: DS-KIT-FX12MM1-G Xilinx Spartan-6 LXT FPGA family. Avnet AES-S6EV-LX16-G Spartan-6 LX16 Evaluation Kit Spartan-6 , Virtex-6 Development Boards & Kits Part Number Product Name Short Description Vendor , for high-definition image sensor cameras to Spartan-6 or Virtex-6 FMC enabled baseboards. Avnet , designers implementing FPGA-based PCI Express designs on the Virtex-5 LXT family; features 8 high speed , environment for PCI Express designers implementing FPGA-based PCI Express designs on the Virtex-5 LXT family |
- Original |
|
AES-XLX-V5LXT-PCIE50-G AES-S6DEV-LX150T-G DS-KIT-FX12MM1-G SPARTAN-3 XC3S400 based MXS3FK VIRTEX-5 LX110 SPARTAN-3 XC3S400 Virtex 5 LX50T LX110T/SX95T 512MB LX110 AES-XLX-V5LX-EVL50-G AES-XLX-V5LX-EVL110-G |
virtex5 vhdl code for dvi controllerAbstract: displayport implementation using verilog a list of supported device families. · · · · · · · · Virtex-6 LXT Virtex-6 SXT Virtex-6 HXT Virtex-5 LXT Virtex-5 SXT Virtex-5 TXT Virtex-5 FXT Spartan-6 LXT References 1. VESA , Standard v1.1a specification [Ref 1]. Spartan®-6, Virtex®-6 and Virtex-5 families are supported. Included , ://www.digital-cp.com. [Ref 6] Virtex-6, Virtex-5, Spartan-6 Synthesis Xilinx XST Support Provided by , protection according to the HDCP v1.3 Standard [Ref 6]. A pre-synthesis directive includes this module, which |
Xilinx Original |
|
DS735 displayport implementation using verilog AMBA APB bus protocol vhdl code for spartan 6 audio HDMI verilog code APB to I2C interface |
Showing first 20 results. Show More |