500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
ZL2005PALPFT1 Intersil Corporation SWITCHING CONTROLLER, 1400kHz SWITCHING FREQ-MAX, QCC36, 6 X 6 MM, ROHS COMPLIANT, MO-220, QFN-36 visit Intersil
ZL2005ALNFT1 Intersil Corporation Digital-DC™ Integrated Power Management and Conversion IC; QFN36; Temp Range: -40° to 85°C visit Intersil Buy
ZL2005ALNFT Intersil Corporation Digital-DC™ Integrated Power Management and Conversion IC; QFN36; Temp Range: -40° to 85°C visit Intersil Buy
ZL2005PALRFT Intersil Corporation Digital-DC™ Controller with Drivers and POLA/DOSA Trim; QFN36; Temp Range: -40° to 85°C visit Intersil Buy
ZL2005PALRFT1 Intersil Corporation Digital-DC™ Controller with Drivers and POLA/DOSA Trim; QFN36; Temp Range: -40° to 85°C visit Intersil Buy
ZL2005PALPFT Intersil Corporation SWITCHING CONTROLLER, 1400kHz SWITCHING FREQ-MAX, QCC36, 6 X 6 MM, ROHS COMPLIANT, MO-220, QFN-36 visit Intersil

SEM 2005 16 PINS

Catalog Datasheet MFG & Type PDF Document Tags

SEM 2005 16 PINS

Abstract: sem 2005 2 SEM 330 16 6.5 10.0 2.45 8 16 NONE UA78M05CKTPRG3 KTP 2 SEM , 6.9 10.5 2.7 8 16 Q2 UA78M05IKTPR KTP 2 SEM 330 16 6.5 10.0 2.45 8 16 NONE UA78M05IKTPRG3 KTP 2 SEM 330 16 6.5 10.0 2.45 8 , UA78M06CKTPR KTP 2 SEM 330 16 6.5 10.0 2.45 8 16 NONE UA78M06CKTPRG3 KTP 2 SEM 330 16 6.5 10.0 2.45 8 16 NONE UA78M06CKVURG3 KVU 3
Texas Instruments
Original
SLVS059P SEM 2005 16 PINS sem 2005 sem 2001 UA78M05CKTPR A78M00 FLEXE/TO-252

SEM 2005 16 PINS

Abstract: KTP KVU KTP KTP KVU Pins 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 Site SEM SEM NFME SEM SEM , µA78M00 SERIES POSITIVE-VOLTAGE REGULATORS www.ti.com SLVS059P ­ JUNE 1976 ­ REVISED OCTOBER 2005 , SLVS059P ­ JUNE 1976 ­ REVISED OCTOBER 2005 www.ti.com ORDERING INFORMATION TA VO(NOM) (V) PACKAGE , REVISED OCTOBER 2005 SCHEMATIC INPUT 140 k 96 0.6 OUTPUT 0 to 20 k 5.4 k COMMON Resistor , REVISED OCTOBER 2005 www.ti.com Absolute Maximum Ratings (1) over virtual junction temperature
Texas Instruments
Original

SEM 2005 16 PINS

Abstract: KVU Pins 2 2 3 2 2 3 2 2 3 2 3 2 2 3 2 2 3 2 2 3 2 2 3 Site SEM SEM NFME SEM SEM NFME SEM SEM , µA78M00 SERIES POSITIVE-VOLTAGE REGULATORS www.ti.com SLVS059P ­ JUNE 1976 ­ REVISED OCTOBER 2005 , SLVS059P ­ JUNE 1976 ­ REVISED OCTOBER 2005 www.ti.com ORDERING INFORMATION TA VO(NOM) (V) PACKAGE , REVISED OCTOBER 2005 SCHEMATIC INPUT 140 k 96 0.6 OUTPUT 0 to 20 k 5.4 k COMMON Resistor , REVISED OCTOBER 2005 www.ti.com Absolute Maximum Ratings (1) over virtual junction temperature
Texas Instruments
Original

SEM 2005 16 PINS

Abstract: Pins Site Reel Diameter (mm) 330 330 330 330 330 330 330 330 330 330 330 Reel Width (mm) 16 16 , -33KTPRG3 TLV2217-33KVURG3 Package KTP KTP KVU KTP KTP KVU PW KTP KTP KVU Pins 2 2 3 2 2 3 20 2 2 3 Site SEM SEM , www.ti.com 16-Jul-2007 Device TLV2217-33PWR Package PW Pins 20 Site MLA Length (mm) 346.0 , TLV2217 LOWDROPOUT FIXEDVOLTAGE REGULATORS SLVS067L - MARCH 1992 - REVISED APRIL 2005 D Fixed , Voltage at 500 mA (3.3-V Option) PW (TSSOP) PACKAGE (TOP VIEW) 1 20 19 18 17 16 15 14 13 12 11 D ±2%
Texas Instruments
Original
FLEX/TO-252 TLV2217-18KTPR TLV2217-18KCS TLV2217-25KC TLV2217-25KTPR TLV2217-25PW
Abstract: µA79M00 SERIES NEGATIVEVOLTAGE REGULATORS SLVS060K - JUNE 1976 - REVISED APRIL 2005 D 3 , not necessarily include testing of all parameters. Copyright 2005, Texas Instruments Incorporated , SLVS060K - JUNE 1976 - REVISED APRIL 2005 schematic COMMON 4.5 k to 6.3 k 1.7 k to 18 k OUTPUT , . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C Lead temperature 1,6 mm (1/16 , REGULATORS SLVS060K - JUNE 1976 - REVISED APRIL 2005 recommended operating conditions MIN VI IO TJ Input Texas Instruments
Original
A79M05 A79M08 A79M05CKTPR A79M05CKC A79M05CKCS A79M05C

SEM 2005 16 PINS

Abstract: CY7C027 port by the chip enable pins. The CY7C027/028 and CY7C037/038 are low-power CMOS 32K, 64K x 16/18 , . Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the , CY7C027/028 CY7C037/03832K/64K x 16/18 Dual-Port Static RAM CY7C027/028 CY7C037/038 32K/64K x 16/18 Dual-Port Static RAM Features · Automatic power-down · Expandable data bus to 32/36 , memory cells which allow simultaneous access of the same memory location · 32K x 16 organization
Cypress Semiconductor
Original
CY7C027 CY7C028 CY7C037 CY7C038 I/O15/17L A14/15L

sem 2005

Abstract: CY7C038 port by the chip enable pins. The CY7C027/028 and CY7C037/038 are low-power CMOS 32K, 64K x 16/18 , communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin , CY7C027/028 CY7C037/03832K/64K x 16/18 Dual-Port Static RAM CY7C027/028 CY7C037/038 32K/64K x 16/18 Dual-Port Static RAM Features · Automatic power-down · Expandable data bus to 32/36 , memory cells which allow simultaneous access of the same memory location · 32K x 16 organization
Cypress Semiconductor
Original
A14/15R CY7C027-20AXC CY7C028-12AXC CY7C028-15AXC CY7C028-15AI CY7C028-15AXI

SEM 2005 16 PINS

Abstract: sem 2005 (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can , CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM , /8/16K × 16 organization (CY7C024AV/025AV/026AV) · 4/8K × 18 organization (CY7C0241AV/0251AV) · 16K , 3901 North First Street · San Jose, CA 95134 · 408-943-2600 Revised June 15, 2005 [+ , 60 59 58 57 56 55 54 53 52 51 CY7C024AV (4K × 16) CY7C025AV (8K × 16) NC NC NC NC
Cypress Semiconductor
Original
CY7C036AV 4/8/16K A11/1213L I/O15/17R A11/12/13R A11/12/13L

SEM 2005 16 PINS

Abstract: pin diagram of sem 2005 No. 2 (Either Port CE/OE Access)[16, 18, 19] SEM or CE tHZCE tACE OE tLZOE tHZOE tDOE , RAM. CE = H, SEM = L when accessing semaphores. Document #: 38-06037 Rev. *B Page 6 of 16 , communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin , CY7C138 CY7C1394K x 8/9 Dual-Port Static RAM with Sem, Int, Busy CY7C138 CY7C139 4K x 8/9 Dual-Port Static RAM with Sem, Int, Busy Features · True Dual-Ported memory cells that allow simultaneous
Cypress Semiconductor
Original
pin diagram of sem 2005 25j81 sem 2005 16 pin CY7C138/9 CY7C138/CY7C139 CY7C138-15JXC CY7C138-25JXC CY7C139-25JXC

SEM 2005 16 PINS

Abstract: sem 2005 interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are , % tested. 34. To access RAM, CE = VIL, SEM = VIH. 35. During this period, the I/O pins are in the output , simultaneous access of the same memory location · Automatic power-down · Expandable data bus to 16/18 bits , CA 95134 · 408-943-2600 Revised June 6, 2005 [+] Feedback CY7C138AV/144AV/006AV CY7C139AV , SEM R CER NC NC GND NC A 11R A10R 21 22 23 24 25 26 I/O7R I/O3R I/O4R I/O5R
Cypress Semiconductor
Original
CY7C138AV CY7C144AV CY7C145AV CY7C006AV CY7C016AV CY7C007AV CY7C017AV

SEM 2005 16 PINS

Abstract: sem 2005 each port. Two Interrupt (INT) pins can be utilized for port-to-port communication. Two Semaphore (SEM , Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more than one device , April 11, 2005 CY7C006A/CY7C007A CY7C016A/CY7C017A Pin Configurations A11L A10L A9L A8L , CY7C006A (16K x 8) CY7C007A (32K x 8) CY7C017A (32K x 9) 16 17 A5L A4L CE L NC A14L [6 , 66 65 64 63 62 61 NC NC SEM L 75 73 R/W L 76 NC OE L 78 77 1
Cypress Semiconductor
Original
CY7C016A CYPRESS CROSS REFERENCE dual port sram TPD16-3 CY7C017A32K/16K 32K/16K A13/14L A13/14R CY7C006A/CY7C007A/CY7C016A/CY7C017A

CY7C036AV

Abstract: communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin , CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM , /8/16K × 16 organization (CY7C024AV/025AV/026AV) · 4/8K × 18 organization (CY7C0241AV/0251AV) · 16K , 3901 North First Street · San Jose, CA 95134 · 408-943-2600 Revised June 15, 2005 , 57 56 55 54 53 52 51 CY7C024AV (4K × 16) CY7C025AV (8K × 16) NC NC NC NC A5L A4L
Cypress Semiconductor
Original
CY7C025AV-25AI CY7C024AV-25AI 026AV A113L CY7C026AV CY7C024AC-25AXC

SEM 2005 16 PINS

Abstract: sem 2005 can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for , VIL, SEM = VIH. 35. During this period, the I/O pins are in the output state, and input signals must , simultaneous access of the same memory location · Automatic power-down · Expandable data bus to 16/18 bits , CA 95134 · 408-943-2600 Revised June 6, 2005 CY7C138AV/144AV/006AV CY7C139AV/145AV/016AV , A5R A7R A6R A 9R A8R 2728 29 30 3132 33 34 35 36 37 38 39 40 41 42 43 R/W R SEM R CER
Cypress Semiconductor
Original
4K/8K/16K/32K CY7C007AV/017AV CY7C0138AV/144AV/006AV/007AV CY7C0139AV/145AV/016AV/017AV 7C006AV 7C144AV

sem 2005

Abstract: SEM 2005 16 PINS can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for , CY7C144 CY7C1458K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY CY7C144 CY7C145 8K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY Features · True Dual-Ported memory cells that allow simultaneous , select pin allows bus width expansion to 16/18 bits or more · Busy arbitration scheme provided · , static RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave
Cypress Semiconductor
Original
A12L CY7C144/5 64/72-K CY7C144-15AI CY7C144-15AXC CY7C144-15JXC CY7C144-15AXI

sem 2005

Abstract: CY7C1342 Three-States Data I/Os (Either Port)[15, 16, 17] tWC ADDRESS tSCE [10] SEM OR CE tAW tHA , independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). The CY7C135 , independently on each port by a chip enable (CE) pin or SEM pin (CY7C1342 only). The CY7C135 and CY7C1342 are , September 6, 2005 [+] Feedback CY7C135 CY7C1342 Selection Guide Maximum Access Time Maximum , NC GND I/O0R I/O1R I/O2R I/O3R I/O4R I/O5R I/O6R 8 9 10 11 12 13 14 15 16 17 18
Cypress Semiconductor
Original
7C1342 CY7C135/CY7C1342 CY7C135-15JXC CY7C135-25JXC

SEM 2005 16 PINS

Abstract: sem 2005 each port. Two Interrupt (INT) pins can be utilized for port-to-port communication. Two Semaphore (SEM , CY7C026A CY7C036A16K x 16/18 Dual-Port Static RAM CY7C026A CY7C036A 16K x 16/18 Dual-Port , same memory location · On-chip arbitration logic · 16K x 16 organization (CY7C026A) · 16K x 18 , 198 Champion Court · San Jose, CA 95134-1709 · 408-943-2600 Revised September 6, 2005 [+ , 62 M/S I/O1R 15 61 BUSYR I/O2R 16 60 INTR VCC 17 59 A0R I
Cypress Semiconductor
Original
9l reset A13L 100-P CY7C026A/CY7C036A CY7C026A-15AXC CY7C026A-20AXC

SEM 2005 16 PINS

Abstract: sem 2005 . Two interrupt (INT) pins can be utilized for port­to­port communication. Two semaphore (SEM) control , CY7C138 CY7C1394K x 8/9 Dual-Port Static RAM with Sem, Int, Busy CY7C138 CY7C139 4K x 8/9 Dual-Port Static RAM with Sem, Int, Busy Features · True Dual-Ported memory cells that allow simultaneous , RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications
Cypress Semiconductor
Original

CY7C135

Abstract: CY7C1342 /Os (Either Port)[15, 16, 17] tWC ADDRESS tSCE [10] SEM OR CE tAW tHA tPWE R/W , independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). The CY7C135 , independently on each port by a chip enable (CE) pin or SEM pin (CY7C1342 only). The CY7C135 and CY7C1342 are , September 6, 2005 CY7C135 CY7C1342 Selection Guide Maximum Access Time Maximum Operating Current , I/O1R I/O2R I/O3R I/O4R I/O5R I/O6R 8 9 10 11 12 13 14 15 16 17 18 19 20 I
Cypress Semiconductor
Original

sem 2005

Abstract: A12L interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are , CY7C144 CY7C1458K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY CY7C144 CY7C145 8K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY Features · True Dual-Ported memory cells that allow simultaneous , select pin allows bus width expansion to 16/18 bits or more · Busy arbitration scheme provided · , static RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave
Cypress Semiconductor
Original
CY7C144-25AXC CY7C144-55AXC CY7C144-55JXC CY7C145-15AXC CY7C145-35JXC

CY7C006A-20AI

Abstract: sem 2005 communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin , (CY7C007A) · Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more , 408-943-2600 Revised August 11, 2005 CY7C006A/CY7C007A CY7C016A/CY7C017A Pin Configurations A9L , (32K x 8) CY7C017A (32K x 9) 16 17 GND I/O0R I/O1R I/O3R I/O4R I/O5R I/O6R A5L A4L , 64 A14L 72 71 A9L CE L NC 74 66 65 SEM L 75 73 R/W L 76 NC OE L
Cypress Semiconductor
Original
CY7C006A-20AI CY7C006A-15AXC CY7C006A-20AXC CY7C006A-20AXI CY7C006A-20JXC CY7C007A-20JXC
Showing first 20 results.