NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: Info Sheet RAPIDIO TM Interconnect Architecture for Networking The RapidIOTM architecture , RapidIO Trade Association to develop and support this new open standard. An important bottleneck in , communicate with each other. The RapidIO architecture eliminates this bottleneck. Current equipment is , RapidIO interconnect will increase this bandwidth significantly. Many believe that increases in bandwidth , , the RapidIO architecture addresses the demand for higher performance networking equipment for use in ... | Original |
2 pages, |
RAPIDIO datasheet abstract |
|
|||
| Abstract: Tsi500TM Parallel RapidIO Multi-port Switch Slave devices JTAG 8-bit, full duplex interface 250 MHz Registers 80A7200 80A7200_BK001 BK001_06 8-bit RapidIO Interface Switching Fabric I2 C 8-bit, full duplex interface 250 MHz Figure 1: Tsi500 Block Diagram 8-bit RapidIO Interface - I2C serial port - JTAG support (Boundary Scan) - Internal Switching Fabric Each RapidIO , RapidIO Interface Other Device Interfaces The Tsi500 has four 8-bit, full-duplex, double data rate ... | Original |
2 pages, |
Tsi500 rapidio datasheet abstract |
|
|||
| Abstract: Tsi500 RapidIO Multi-port Switch Features The Tsi500 Advantage · Multiple RapidIO , ) The Tundra Semiconductor Corporation (Tundra) Tsi500 is a high performance RapidIO multi-port bus switch based on the RapidIO standard. RapidIO is a point-to-point, packet-switched interconnect protocol that meets the needs of current and future embedded applications. The Tsi500 has four RapidIO , MHz 8 Gbit/s - RapidIO 1.1 Specification compliant - Performance and statistics gathering on ... | Original |
2 pages, |
Tsi500 datasheet abstract |
|
|||
| Abstract: MyTundra: Log In Search | Home > Products > RapidIO Switches > Tsi572 > Features Products , Power Controllers - RapidIO Switches RapidIO Gen2 Tsi620 Tsi578 Tsi577 Tsi576 Tsi574 Tsi572 Tsi568A Tsi564A + RapidIO Tools + VME Bridges + Design Services + Intellectual Property Tsi572 Feature Sheet Technical Support Request Customer Support Request Sales Network Tundra Semiconductor Announces RapidIO Gen2 , ? ? ? ? ? 30 Gbps full -duplex RapidIO switch Two 4x links or up to eight 1x links ? Each ... | Original |
1 pages, |
Tsi572 HSBGA datasheet abstract |
|
|||
| Abstract: application that drove the adoption of RapidIO. The architecture of wireless baseband processing inherently , semiconductor solutions ® Design Tip: Applications for RapidIO® Gen2 Description The wireless industry continues to look to the RapidIO® specification to address the needs of mobile users and increase the quality of service. The RapidIO Gen2 specification provides users with more usable bits per milliwatt while remaining backward compatible with the RapidIO Gen1 specification. Let's take a look at the ... | Original |
2 pages, |
Application of dsp in sonar CPRI Application of dsp in military sonar datasheet abstract |
|
|||
| Abstract: called the RapidIOTM architecture. For networking products, the RapidIO architecture promises increased , Info Sheet RAPIDIO TM Trade Association Motorola and networking giants Cisco Systems , Interested companies are invited to join the RapidIO Trade Association. The RapidIO interconnect , through membership to the RapidIO Trade Association. Along with the networking companies who will , Semiconductor Corp. and Xilinx, Inc. The RapidIO interconnect architecture, designed to be compatible with the ... | Original |
1 pages, |
datasheet abstract |
|
|||
| Abstract: FA Q RA P I D I O G E N E R A L F AQ TM RapidIO Interconnect Architecture & Trade Association Q: A: What is the RapidIO interconnect architecture? The RapidIO interconnect architecture , interconnecting circuit boards using a backplane. The RapidIO standard increases bandwidth, lowers cost, and provides for a faster time to market for future networking products. Q: A: What is the RapidIO Trade Association? Q: A: What is the RapidIO interconnect target market? The RapidIO Trade ... | Original |
2 pages, |
RAPIDIO datasheet abstract |
|
|||
| Abstract: IDT - Integrated Device Technology - RapidIO Switches > 80HCPS1616 80HCPS1616 > 80HCPS1616RM 80HCPS1616RM Integrated , | Support Investor | About IDT Serial RapidIO® Solutions RapidIO Switches 80HCPS1616 80HCPS1616 , : RapidIO Switches PARAMETERS S-RIO Specification Throughput Max 4x Ports Max 2x Ports Max 1x Ports Cut Through Latency RapidIO Error Mgmt. Extensions PACKAGE_DESC Multicast Architecture No. of Multicast Masks , Prog. Rec. Equal. per Port On-Die Scope Capability Indep. Port & MAC Shutdown RapidIO Sys.Model Tool ... | Original |
2 pages, |
21X21 Tsi578 80HCPS1616RM 80HCPS1616 80HCPS1616 abstract |
|
|||
| Abstract: IDT - Integrated Device Technology - RapidIO Switches > 80HCPS1616 80HCPS1616 > 80HCPS1616RMI 80HCPS1616RMI Integrated , | Support Investor | About IDT Serial RapidIO® Solutions RapidIO Switches 80HCPS1616 80HCPS1616 , : RapidIO Switches PARAMETERS S-RIO Specification Throughput Max 4x Ports Max 2x Ports Max 1x Ports Cut Through Latency RapidIO Error Mgmt. Extensions PACKAGE_DESC Multicast Architecture No. of Multicast Masks , Prog. Rec. Equal. per Port On-Die Scope Capability Indep. Port & MAC Shutdown RapidIO Sys.Model Tool ... | Original |
2 pages, |
80HCPS1616 BGA 21x21 80HCPS1616RMI 80HCPS1616 abstract |
|
|||
| Abstract: Products > Interface & Connectivity > Serial RapidIO ® Solutions > RapidIO Switches > RapidIO Switch Status: Active 80KSW0005 80KSW0005 RapidIO Switch The CPS-10Q CPS-10Q, device number 80KSW0005 80KSW0005 , is a serial RapidIO switch , switches, or any other S -RIO-based devices. It may also be used in serial RapidIO backplane switching. The CPS-10Q CPS-10Q supports serial RapidIO packet switching (unicast, multicast, and an optional broadcast) from any , bidirectional serial RapidIO (sRIO) lanes v 1.3 Port Speeds selectable: 3.125Gbps, 2.5Gbps, or 1.25Gbps Provides ... | Original |
1 pages, |
datasheet abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| /1/04) An FPGA-centric approach using XtremeDSP and serial RapidIO solutions. Article PDF 285 KB capability and serial RapidIO (SRIO) will help alleviate some of these system performance bottlenecks and symbol-rate processing. SRIO Benefits Using Virtex-II Pro FPGAs Serial RapidIO technology using Virtex . Figure 3 shows that the Xilinx Serial RapidIO IP core provides a complete endpoint solution comprising . For more information on the Xilinx Serial RapidIO core, visit www.xilinx.com/rapidio www.datasheetarchive.com/files/xilinx/files/xcell journal articles/xcell_50/xc_wireless50.htm |
Xilinx | 19/07/2004 | 14.47 Kb | HTM | xc_wireless50.htm |
| /* * MPC85xx Internal Memory Map * * Copyright(c) 2002,2003 Motorola Inc. * Xianghua Xiao (x.xiao@motorola.com) * */ #ifndef _IMMAP_85xx_ #define _IMMAP_85xx_ /* Local-Access Registers and ECM Registers(0x0000-0x2000) */ typedef struct ccsr_local_ecm { uint ccsrbar; /* 0x0 - Control Configuration Status Registers Base Address Register */ char res1[4]; uint altcbar; /* 0x8 - Alternate Configuration Base Address Register */ char res2[4]; uint altcar; /* 0x10 - Alternate Configu www.datasheetarchive.com/download/49104857-995987ZC/xapp542.zip (immap_85xx.h) |
Xilinx | 11/11/2004 | 9180.01 Kb | ZIP | xapp542.zip |
| Family Integrated SoC 256K L2, RapidIO Application Specific Higher CPU & I/O Performance G4 800 - 2000 RapidIO, 1x/4x at up to 2.5Gb/s per lane Fabric Interface Dual 64b DDR2, 667MHz with ECC Memory , 667-1GHz DDR, CPM, PCI/PCI-X, RapidIO, Dual GE MPC8555E MPC8555E MPC8555E MPC8555E 130nm, 533-1GHz DDR, CPM-Lite, Dual PCI www.datasheetarchive.com/download/98151999-117203ZC/final_jun_09_pq device_rg.ppt |
Freescale | 09/06/2005 | 1219 Kb | PPT | final_jun_09_pq device_rg.ppt |
| /PCI-X, RapidIO, Local Bus and DDR SDRAM. * * We put TLB1/LAW code here because memory mapping is board www.datasheetarchive.com/download/49104857-995987ZC/xapp542.zip (e500.h) |
Xilinx | 11/11/2004 | 9180.01 Kb | ZIP | xapp542.zip |
| purposes. In an actual application, a more sophisticated interface such as PCI or RapidIO would be more the management interface with something more suitable for an embedded system, such as PCI or RapidIO www.datasheetarchive.com/files/xilinx/files/xcell journal articles/xcell_49/xc_amirix49.htm |
Xilinx | 26/04/2004 | 15.93 Kb | HTM | xc_amirix49.htm |
| _PCI_BUS_SHOW #undef INCLUDE_VXBUS_SM_SUPPORT #undef INCLUDE_XBD_CBIO_DEV #undef INCLUDE_RAPIDIO_BUS #undef RAPIDIO_BUS_AUTOCONFIG #undef RAPIDIO_BUS_STATIC_PROBE #undef RAPIDIO_BUS_STATIC_TABLE #undef INCLUDE_MIB_CONFIG #undef INCLUDE _CPU #undef DRV_PCIBUS_M85XX M85XX M85XX M85XX #undef INCLUDE_M85XX M85XX M85XX M85XX_RAPIDIO #undef INCLUDE_M85XX M85XX M85XX M85XX_RIO_SM_CFG #undef INCLUDE www.datasheetarchive.com/download/27463109-595980ZC/lpc3180.01.lpc32x0.bsp.windriver.zip (prjParams.h) |
NXP | 20/01/2009 | 17392.01 Kb | ZIP | lpc3180.01.lpc32x0.bsp.windriver.zip |
| _VXBUS_SM_SUPPORT #undef INCLUDE_XBD_CBIO_DEV #undef INCLUDE_RAPIDIO_BUS #undef RAPIDIO_BUS_AUTOCONFIG #undef RAPIDIO_BUS_STATIC_PROBE #undef RAPIDIO_BUS_STATIC_TABLE #undef INCLUDE_MIB_CONFIG #undef INCLUDE_AUTHENTICATOR_CONFIG #undef _CPU #undef DRV_PCIBUS_M85XX M85XX M85XX M85XX #undef INCLUDE_M85XX M85XX M85XX M85XX_RAPIDIO #undef INCLUDE_M85XX M85XX M85XX M85XX_RIO_SM_CFG #undef INCLUDE www.datasheetarchive.com/download/27463109-595980ZC/lpc3180.01.lpc32x0.bsp.windriver.zip (prjParams.h) |
NXP | 20/01/2009 | 17392.01 Kb | ZIP | lpc3180.01.lpc32x0.bsp.windriver.zip |
| : * 0000_0000-8000_0000: Up to 2G DDR * f000_0000-f3ff_ffff: PCI(256M) * f400_0000-f7ff_ffff: RapidIO(128 www.datasheetarchive.com/download/49104857-995987ZC/xapp542.zip (init.S) |
Xilinx | 11/11/2004 | 9180.01 Kb | ZIP | xapp542.zip |
| - larger * f000_0000-f3ff_ffff: PCI(256M) * f400_0000-f7ff_ffff: RapidIO(128M) * f800_0000-ffff www.datasheetarchive.com/download/49104857-995987ZC/xapp542.zip (init.S) |
Xilinx | 11/11/2004 | 9180.01 Kb | ZIP | xapp542.zip |
| - larger * f000_0000-f3ff_ffff: PCI(256M) * f400_0000-f7ff_ffff: RapidIO(128M) * f800_0000-ffff www.datasheetarchive.com/download/49104857-995987ZC/xapp542.zip (init.S) |
Xilinx | 11/11/2004 | 9180.01 Kb | ZIP | xapp542.zip |