500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : 5SRTC-KK-K-24-36 Supplier : Omega Engineering Manufacturer : Newark element14 Stock : 2 Best Price : $79.00 Price Each : $79.00
Part : 5SRTC-KK-K-24-72 Supplier : Omega Engineering Manufacturer : Newark element14 Stock : 1 Best Price : $96.50 Price Each : $96.50
Part : 5SRTC-KK-K-30-36 Supplier : Omega Engineering Manufacturer : Newark element14 Stock : 1 Best Price : $115.00 Price Each : $115.00
Part : 5SRTC-KK-K-30-72 Supplier : Omega Engineering Manufacturer : Newark element14 Stock : 2 Best Price : $147.00 Price Each : $147.00
Part : Y1MRTCKIT Supplier : BURNDY Manufacturer : Heilind Electronics Stock : - Best Price : - Price Each : -
Part : Y1MRTCKIT Supplier : BURNDY Manufacturer : Interstate Connecting Components Stock : - Best Price : - Price Each : -
Part : 5SRTC-KK-K-24-36 Supplier : Omega Engineering Manufacturer : element14 Asia-Pacific Stock : 2 Best Price : $115.16 Price Each : $115.16
Part : 5SRTC-KK-K-24-72 Supplier : Omega Engineering Manufacturer : element14 Asia-Pacific Stock : 1 Best Price : $140.92 Price Each : $140.92
Part : 5SRTC-KK-K-30-36 Supplier : Omega Engineering Manufacturer : element14 Asia-Pacific Stock : 1 Best Price : $167.44 Price Each : $167.44
Part : 5SRTC-KK-K-30-72 Supplier : Omega Engineering Manufacturer : element14 Asia-Pacific Stock : 2 Best Price : $214.4160 Price Each : $214.4160
Part : RTC-K1 Supplier : ROHDE & SCHWARZ Manufacturer : element14 Asia-Pacific Stock : 3 Best Price : $216.2320 Price Each : $216.2320
Part : RTC-K2 Supplier : ROHDE & SCHWARZ Manufacturer : element14 Asia-Pacific Stock : 2 Best Price : $216.2320 Price Each : $216.2320
Part : RTC-K3 Supplier : ROHDE & SCHWARZ Manufacturer : element14 Asia-Pacific Stock : 4 Best Price : $216.2320 Price Each : $216.2320
Part : 5SRTC-KK-K-24-36 Supplier : Omega Engineering Manufacturer : Farnell element14 Stock : 2 Best Price : £66.78 Price Each : £66.78
Part : 5SRTC-KK-K-24-72 Supplier : Omega Engineering Manufacturer : Farnell element14 Stock : 1 Best Price : £81.72 Price Each : £81.72
Part : 5SRTC-KK-K-30-36 Supplier : Omega Engineering Manufacturer : Farnell element14 Stock : 1 Best Price : £102.00 Price Each : £102.00
Part : 5SRTC-KK-K-30-72 Supplier : Omega Engineering Manufacturer : Farnell element14 Stock : 2 Best Price : £131.00 Price Each : £131.00
Part : RTC-K1 Supplier : ROHDE & SCHWARZ Manufacturer : Farnell element14 Stock : 3 Best Price : £151.00 Price Each : £151.00
Part : RTC-K2 Supplier : ROHDE & SCHWARZ Manufacturer : Farnell element14 Stock : 2 Best Price : £151.00 Price Each : £151.00
Part : RTC-K3 Supplier : ROHDE & SCHWARZ Manufacturer : Farnell element14 Stock : 4 Best Price : £151.00 Price Each : £151.00
Shipping cost not included. Currency conversions are estimated. 

RTCK

Catalog Datasheet MFG & Type PDF Document Tags

ARM processor history

Abstract: RTCKtot generation logic This logic is implemented as follows for 4 RTCK signals. If n RTCK signals are present, simply extend the logic gates AND1 and OR1 into n-input logic gates. RTCK4 RTCK3 RTCK2 RTCK1 RTCKtot AND1 OR2 TCK AND2 OR1 Figure 3: RTCKtot generation logic An example , debugger, RTCKtot). RTCKtot must only change when all the individual RTCK signals have changed. The , extremely slow as you are adding registers on the path of TCK to RTCK. 3-4 Copyright © 2008 ARM
ARM
Original
ARM processor history

RTCK

Abstract: Catalogue RK 78-3 E RELAY COMPONENTS OIL-FILLED CAPACITORS AND VARISTORS O IS27W RTCK, olMllled , 7d-2 E. Small oil-filled capacitors RTCK with connection leads RTCS with screwed terminals The cll-fllted capacitors are available In two versions with /egard to the method of connection. RTCK is provided , . Type RTCK with connection lefcds RTCK 33 325 750 1500 5000 3.2 â'¢ 0.2 RK 7891410 250 500 1000 5000 4 0.2 1430 RTCK 35 325 750 1500 5000 5 0.3 1510 M 250 500 1000 5000 6.3 0.3 1520 Typa RTCS with scrcwed
-
OCR Scan
RTCK RK7833

BH-Jack-QS-01

Abstract: RTCK Figure 3 illustrates the JACK logic to handle these real time changes to RTCK. The resulting logic will , QUICK START GUIDE Signal Analysis Probing TCK and RTCK The output (TCK) and return (RTCK) test clocks are easily accessible via the target board's JTAG header on pin 11 (TCK) and pin 9 (RTCK , signal is adapting to the changes in RTCK from the OMAP device's core clock. Figure 7 , condition with certain OMAP cores that stop RTCK when TRST is asserted. Because these cores stop RTCK, the
Blackhawk
Original
OSK5912 USB510 BH-Jack-QS-01 XDS510 OSK5912 Board 6 pin JTAG header jtag connector 14 PCI510 XDS560-

RTCK

Abstract: HEADER 10X2 RTCK TCK TMS TDI nTRST VTRef RTCK selection HEADER 10X2 1 EMU0 2 EMU1 3 nSRST 4 B Tie RTCK to GND (default): link pin 1 and pin 2 Target delayed (from TCK_RET): link pin 2 and pin 3 Other RTCK source: connect to pin 2 HEADER 3 WAY 3 2 1 2 4 6 8 10 12 14 nTRST_TI EMU1 SOCKET 7X2 Right angle 2x7 pin bump-polarised socket J5 J3 TCK_RET RTCK 1 3 5 , RTCK TCK_RET R8 J3 R6 C1 R4 Q2 Q1 Q3 R1 J5 R5 TI JT AG Connec tor 0V
-
Original
BC858B BC848B HPI-0068B HPI-0068 HEADER 10X2 ntrst header 7x2

swdio timing

Abstract: Mictor 38 connecter samples TDO on the rising edge of RTCK and not TCK, so TDO timing is relative to RTCK. The following , system. To ensure a valid JTAG CLK setting, these systems often support an extra signal (RTCK) at the , signal and waits for the RTCK signal to come back. DSTREAM does not progress to the next TCK until RTCK , autoconfiguring a target, the DSTREAM unit receives pulses on RTCK in response to TCK it assumes that adaptive , System Design Guidelines TMS TMO TDI TDI TDO TDO RTCK TCK Q D nCLR Q D
ARM
Original
ID052210 swdio timing Mictor 38 connecter ARM processor based Circuit Diagram jtag pinout Mictor pinout MIPI

RTCK

Abstract: ARM7tdmi pin configuration target microcontroller: CNJ or CN5. (3) RTCK selection jumper (J2): This jumper selects the test clock: TCK or the synchronized version, RTCK. page 2-7 Chapter 2 Introduction (4) User , , RTCK. J2 TCK RTCK Figure 4.2. RTCK Selection Jumper (J2) The normal position is RTCK. , RTCK Selection Jumper (J2). Set to RTCK. · Target Interface Selection Jumper (J3). Set to ARM page , . 4.1.1 RTCK Selection Jumper (J2
-
Original
ARM7tdmi pin configuration

0072A

Abstract: HBI-0027B and RTCK. It also controls the output logic levels to the target. It is normally fed from Vdd on the , here, and the synchronized version used to clock the target can be fed back in as RTCK. 5-2 , the RTCK (Returned TCK) signal to come back. Multi-ICE does not progress to the next TCK until RTCK , never completely miss TCK events, because RTCK is part of a feedback loop controlling TCK. ARM DAI , TDI TDO TMS TDI TDO RTCK ASIC TCK D Q nCLR Q1 D Q TCK nCLR nTRST
ARM
Original
0072A HBI-0027B multi-ice interface unit ARM DAI 0072A DUI-0048 DUI0048 HBI-0028A ARM70DI

jtag 14

Abstract: ARM 7 pin diagram and samples TDO on the rising edge of RTCK and not TCK, so TDO timing is relative to RTCK. The following , extra signal (RTCK) at the JTAG port: · an Application-Specific Integrated Circuit (ASIC) with , enabled, DSTREAM issues a TCK signal and waits for the RTCK signal to come back. DSTREAM does not progress to the next TCK until RTCK is received. · Note Adaptive clocking is automatically , design. · If, when autoconfiguring a target, the DSTREAM unit receives pulses on RTCK in response
ARM
Original
0499E jtag 14 ARM 7 pin diagram and ARM920T STM1001 TRACEPKT10 ID091611
Abstract: and 2) determine how TCK and RTCK are generated. The four combinations of the switch positions are , sync clock delays between RTCK and the next TCK edge inverted. The default high-speed sync clock is 71.59MHz which provides a 13.96 ns. delay per count. This allows the user to set a minimum amount of RTCK , between RTCK and the next TCK edge inverted. When an emulator cable is not plugged in the adapter will be , the amount of delay between RTCK and the next TCK edge inverted. The delay time may be defined as Spectrum Digital
Original
XDS510USB RSM-110-02-S-D

RTCK

Abstract: UM08010-R3 target JTAG standard 20-pin connection supporting TRST, TDI, TMS, TCK, RTCK, TDO and RESET signals , RTCK RTCK GND_T GND_E TDO GND_T GND_T © 2008 SEGGER Microcontroller GmbH & Co. KG , 8 RTCK 11 12 TDO RESET 13 14 15 GND 16 GND N/C N/C 17 18 19
SEGGER Microcontroller
Original
UM08010-R3 D-40721 jlink 20 pin JTAG CONNECTOR 40721

LPC-H2106

Abstract: olimex single power supply: +5VDC required · power supply filtering capacitor · RESET, DBGSEL, RTCK pullup , possibility for external clock-in · extension headers for P0.0-P0.31, DBGSEL, RST, RTCK, XIN, +3.3V_OUT, GND , GND PIN38 ­ RTCK JTAG re-timed clock. Implemented on certain ASIC ARM implementations the host
OLIMEX
Original
LPC-H2106 LPC2106 DIL40 LM1117 LPCH2106 olimex CRYSTAL 14.7456 LM1117 philips PIN5-PIN36

RT200-CB-00032

Abstract: ntrst to RTCK. The following table shows the timing requirements for the JTAG A port, measured open , this case, an extra signal (RTCK) is included on the JTAG port. For example, this synchronization is , . When adaptive clocking is enabled, RealView ICE issues a TCK signal and waits for the RTCK signal to come back. RealView ICE does not progress to the next TCK until RTCK is received. · Note If you , ICE run control unit receives pulses on RTCK in response to TCK it assumes that adaptive clocking is
ARM
Original
RT200-CB-00032 FIN1104MTD Mictor amp ARM966E-S FIN1108MTD MAX823 ID051610

0517E

Abstract: ntrst not TCK, so TDO timing is relative to RTCK. The following table shows the timing requirements for the , extra signal (RTCK) is included on the JTAG port. For example, this synchronization is required in: · , RTCK signal to come back. RVI does not progress to the next TCK until RTCK is received. · Note , control unit receives pulses on RTCK in response to TCK it assumes that adaptive clocking is required , Design Guidelines TMS TMO TDI TDI TDO TDO RTCK TCK Q D nCLR Q D TCK
ARM
Original
0517E JTAG series termination resistors

STR912FAW44X6

Abstract: STR912FA GND GND TMS R63 TCK R65 10k U7 RTCK R67 USB_VCC USB_DUSB_D+ USB_GND SHELL , USB_D- R62 22 R66 1M USB_PU_P62 R68 R69 10k RTCK RESET R60 22 6 4 , 41 42 91 MII_MDIO USBUSB+ TRST TCK TMS TDI TDO RTCK STR912FAW44X6 SW1 C33 , TRST TCK TMS TDI TDO RTCK MCU_X1 MCU_X2 120 102 86 73 57 43 23 9 104 103 C26
-
Original
STR912FAW44 CON20 L4960 STPS3L60U STR912FA 1000uf/63v SS4-30-30/30 STR91* 5V STEVAL-PCC005V1 0-SS4-30-30/30 VDD18 VDD33

JTAG series termination resistors

Abstract: MAX823 not TCK, so TDO timing is relative to RTCK. The following table shows the timing requirements for the , that JTAG events are synchronized to a clock in the system. To handle this case, an extra signal (RTCK , adaptive clocking is enabled, RVI issues a TCK signal and waits for the RTCK signal to come back. RVI does not progress to the next TCK until RTCK is received. · Note Adaptive clocking is automatically , design. · If, when autoconfiguring a target, the RVI run control unit receives pulses on RTCK in
ARM
Original
0517B ID111810

Philips LPC210x microcontroller family

Abstract: LPC210X standard of Philips Semiconductors · 01 · More comprehensive information on DBGSEL and RTCK was , (RTCK) pins are used to enter the debug mode (primary JTAG and ETM). If DBGSEL is configured high (on or after reset) and if RTCK is latched high on reset then pins P0[17:31] are configured as debug , on reset. If at least one of the DBGSEL or RTCK lines is low on reset then neither primary JTAG nor , debugger or ISP utility (be sure to disconnect P.14 from ground) 3. Drive DBGSEL and/or RTCK low and
Philips Semiconductors
Original
AN10255 Philips LPC210x microcontroller family LPC210X circuit 14066 str 2105 14066 3 pins LDR Datasheet LPC210
Abstract: GND 84 VDDREG_1 C6 VDDREG_2 nRESET VREF+ C7 L2 BLM RTCK VREFVBAT 13 NC RTCK_I 1uF 10nF C10 C9 VDDA 10 L4 BLM TMS TRST 5 TCK RSTOUTN 17 RST# 100 RTCK GND VSSA VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 XTAL_I 16 RTCK_I C8 4.7K SCK0 18 RTCK_O 22 XTAL_I 23 22pF 22pF C13 P0.16 P0.17 P0 , RTCK0_0 R2 CON6 19 P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 AD0.0 3V3 TXD0 -
Original
LPC1768 768KH AT24C256 BC856 1N4148 1N5819

SPRZ234

Abstract: TMS320C6455 DSP Starter Kit DSK trace stub on TCK to RTCK Cut the trace to RTCK as close to the junction point as possible. (1 , to RTCK instead of cutting a trace on the board itself. In revision C boards R95, C126 are installed , R95 with a 100 and C126 is 8.2 pF Long trace stub on TCK to RTCK Cut the trace to RTCK as close , . Resistor on TVD too large (R91) Replace R91 with a 100 resistor. Reflections from RTCK net Remove , are not populated) Populate R95 with a 100 and C126 is 8.2 pF Long trace stub on TCK to RTCK
Texas Instruments
Original
SPRZ234 TMS320C6455 DSP Starter Kit DSK spra377 TDS7245B TMS320C6455 XDS560T

3 pins LDR

Abstract: LDR SPECIFICATION . The Debug Select (DBGSEL) and Returned Test Clock Output (RTCK) pins are used to enter the debug mode , .17­P0.31 are configured as debug pins. The RTCK pin must be high as the reset is released. The ARM7TDMI­S Debug , a simple application from Flash on reset. If at least one of the DEBSEL or RTCK lines is low on , . Drive DEBSEL or RTCK low and connect port pins P0.27­P0.31 to the JTAG port (If your evaluation board , AN10255 CONCLUDING STATEMENTS Combination of (DEBSEL+ RTCK) pins takes the microcontroller into debug
Philips Semiconductors
Original
3 pins LDR LDR SPECIFICATION LDR 07 specification of ldr 2105 LDR Datasheet

RTC p1F

Abstract: r20 p2f , , PHI,EXTFIQ,EXTINT4-0,DOUT,RTCK,TDO,XALE , ,SCL,SDA,TIOCA1-0,SDI1,RXD2-0,SDO1-0,TXD2-0, XFCE1-0,PHI,EXTFIQ,EXTINT4-0,RTCK,XALE,XCLE,XFRE,XFWE , TEST6 I 3IS Low 5 TCK I 3ICU JTAG 6 RTCK O 3O2 JTAG 7 , TIOCA1(P1B) B(B) 1 Multiple Timer / A1 P1B (8)JTAG(6 ) TCK I 1 JTAG RTCK , ) nSRST NRES (*2) 33 RTCK TDO RTCK TDO (*1) Low NTRST JTAG (*2) Low NRES JTAG
-
Original
LC823410 RTC p1F r20 p2f PCM57 lc8234 14X14 LC823410-10R 41410HKIM VL-2635 A1696-1/24 9344MH A1696-2/24
Showing first 20 results.