500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
TPS728175295YZUR Texas Instruments 2.95V FIXED POSITIVE LDO REGULATOR, 0.4V DROPOUT, BGA5, GREEN, DSBGA-5 visit Texas Instruments Buy
TPS728175295YZUT Texas Instruments 2.95V FIXED POSITIVE LDO REGULATOR, 0.4V DROPOUT, BGA5, GREEN, DSBGA-5 visit Texas Instruments
5962-9752901NXB Texas Instruments PCILynx - PCI to 1394 3.3V Link Layer with 32-bit PCI I/F, 1K FIFOs 176-LQFP visit Texas Instruments

MS 7529

Catalog Datasheet MFG & Type PDF Document Tags

MS 7529

Abstract: block diagram for RF transmitter AND RECEIVER doc watchdog timer (from 62.5 ms to 128 s) Software clock calibration to compensate crystal deviation , kHz protocol) 8 ECOPACK® package available June 2010 Doc ID 7529 Rev 10 This is , 7529 Rev 10 M41T81 List of tables List of tables Table 1. Table 2. Table 3. Table 4 , . . . . 28 Doc ID 7529 Rev 10 3/29 List of figures M41T81 List of figures Figure 1 , Doc ID 7529 Rev 10 M41T81 1 Description Description The M41T81 is a low-power serial RTC
STMicroelectronics
Original
M41T81S MS 7529 block diagram for RF transmitter AND RECEIVER doc bmb2 smd AN-1572 AN1012
Abstract: (from 62.5 ms to 128 s) I Software clock calibration to compensate crystal deviation due to , Doc ID 7529 Rev 10 This is information on a product still in production but not recommended for new , 2/29 Doc ID 7529 Rev 10 M41T81 List of tables List of tables Table 1. Table 2. Table , . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Doc ID 7529 Rev 10 3/29 List of , . . . . . . . . . . . . . . . . . . . . 26 Doc ID 7529 Rev 10 M41T81 1 Description STMicroelectronics
Original

C3253

Abstract: MS 7529 drawing made in third angle projection IJC Z D'-~* THIS DRAWING IS UNPUBLISHED, (g) COP-VRMMT 19 I RELEASED FOR PUBLICATION 8Y A M P INCORPORATO. ALL IM B M tn O N U L M W T S M S O M B ). CM 54 REVISIONS p F ZONE LTR DESCRIPTION OATE APPO \ REACT 2- 1 , 2- 2 2 2- 3 M PER PR CM 92-2 MS > / rs; 5 Û. « 2: < r s i I Q BZD d J +0.38 6.22 -° L C C.2453 2.54C , * CLOSED END WITH LOCKING RAMP. 95.10 91.13 87.17 83.21 79.25 75.29 71.32 67.36 63.40 59.44 55.47 51.51
-
OCR Scan
C3253 640428-8 C2453 C3123 UL94V-2 1710S-3606

TA 7358 TOSHIBA

Abstract: T 9722 = 2V VGS=0V VGSO IGS= -800|xA -4.5 - - - - - UNIT mS V A V Applications Engineering , . 0809 2. 1412 2. 2133 2. 2765 2. 3607 2 4566 2. 5224 2. 5863 2. 6462 2. 7056 2. 7421 2. 7529 2. 7496 2
-
OCR Scan
TA 7358 TOSHIBA T 9722 JS9P08-AS TS9P08-AS 0000O

EC156F

Abstract: . E73711 C.S.A. Certified â'" File No. 46657 â'˜ Between adjacent contacts F'ar? Ms.:rnb7 - , MLAS156-XX 19 2.964 (75.29) 1.248 (31.70) 20 3.120 (79.25) 1.404 (35.16) 21 3 276
-
OCR Scan
EC156F MIL-W-16878 MIL-W-16878E148 MIL-W-16878E16 CE156F24- CE156F24-10-R CE156F24-11-R
Abstract: '" Applications Engineering Solid-State Engineering Department TOSHIBA CORPORATION, Komukai Works UNIT mS V , . 2765 2. 3607 2. 4566 2. 5224 2. 5863 S. 6462 2. 7056 2. 7421 2. 7529 2. 7496 2. 7358 2. 7041 -
OCR Scan
S000000

MJ10002

Abstract: bem diode DM A B C D E G H J K Q R U V {1} Pulse T e st: Pulse Width s 5.0 ms. Duty C ycle < 10 , 1 * 250 m A , V B E (0ff) 3 5 .0 V d c, t p 60 ms. Duty Cycle < 2.0% ). *d tr ts tf - 0.05 0.25 1.2 0 .6 2.1 1.3 0.92 0.5 0.2 0.6 3.0 1.5 5.0 3.3 ms - M S M S Mi M S M S M S _ - , MJ10002 125 D I t3t?ES4 OOâSOlfl 0 I 7^5-29 7 7 '- 7 / - O Ì T A B L E 1 - T E S T C O N D
-
OCR Scan
bem diode

vhdl code for stepper motor

Abstract: dcf77 antenna loop Modulation according DCF77, 200 ms pulse Modulation according DCF77, 100 ms pule tWO200 tWO100 170 70 195 95 230 130 ms ms 6 (13) Rev.A2, 21-Jun-00 Preliminary Information T4227 Test , period of 100 ms (binary zero) or 200 ms (binary one), except the 59th second. Time-Code Format (based , S (200 ms) and parity bits P1, P2 and P3. Furthermore, there are 5 additional bits R (transmission by reserve antenna), A1 (announcement of change-over to summer time), Z1 (during summer time 200 ms
Temic Semiconductors
Original
vhdl code for stepper motor dcf77 antenna loop dcf77 temic dcf77 receiver pon vhdl dice vhdl stepper motor T4227-DDT T4227-FB T4227-FBG3 T4227-DBQ SSO16 88/540/EEC

ue6005

Abstract: dcf77 receiver according DCF77, 200 ms pulse Modulation according DCF77, 100 ms pule tWO200 170 195 230 ms tWO100 70 95 130 ms Rev. A3, 20-Mar-01 7 (14) Preliminary Information , each second for a period of 100 ms (binary zero) or 200 ms (binary one), except the 59th second , , including the start bit S (200 ms) and parity bits P1, P2 and P3. Furthermore, there are 5 additional bits , summer time 200 ms, otherwise 100 ms), Z2 (during standard time 200 ms, otherwise 100 ms) and A2
Atmel
Original
ue6005 dcf77 receiver ferrite antenna dcf77 antenna Sanwa receiver wwvb 91/690/EEC D-74025

dcf ferrite antenna

Abstract: "Radio Controlled Clock Receiver" VTCO = VCCD/2 LOW Decoding characteristics input carrier reduction 100 ms input carrier reduction 200 ms POWER ON/OFF CONTROL; PON Pin 14 Input voltage Generator output resistance HIGH 200 kW , -0.4 ISOURCE ISINK 0.2 1 0.4 4 mA mA t100 t200 50 150 110 230 ms ms 0.4 V V , = 100 ms (binary "0") or 200 ms (binary "1") Receiver input signal calibration: Example: 2 m , each second for 100 ms (binary zero) or 200 ms (binary one) duration, excepting the 59th second
Temic Semiconductors
Original
dcf ferrite antenna dcf CLOCK 4221 transistor time code receiver dcf automatic changeover switch circuit diagram for generator U4221B

dcf77

Abstract: dcf77 antenna loop DCF77, 200 ms pulse tWO200 170 Output pulse with for OUT1 and OUT2 Modulation according DCF77, 100 ms pule tWO100 70 V 2 µA 195 230 ms 95 130 ms AC , carrier amplitude is reduced to 25% at the beginning of each second for a period of 100 ms (binary zero) or 200 ms (binary one), except the 59th second. Time-Code Format (based on Information of , the 20th second and 58th second of the time frame, including the start bit S (200 ms) and parity
Temic Semiconductors
Original
dcf77 low cost dcf77 ferrite antenna

DCF 77

Abstract: dcf ferrite antenna input carrier reduction 100 ms input carrier reduction 200 ms POWER ON/OFF CONTROL; PON Pin 14 Input , ms ms 0.4 V V VCCD­0.4 Preliminary Information 5 (12) U4221B TELEFUNKEN , impedance probe (w 20 MW) 77.5 kHz T = 100 ms (binary "0") or 200 ms (binary "1") Receiver input , carrier amplitude is reduced to 25% at the beginning of each second for 100 ms (binary zero) or 200 ms , (200 ms) and parity bits P1, P2 and P3. Further there are 4 additional bits R (transmission by reserve
Temic Semiconductors
Original
DCF 77 transistor 4221 dcf receiver U4221B-BFP U4221B-BFPG1
Abstract: Vds = 2.5 V, Ids = 2 mA T ransconductance gm - 150 - mS Thermal Resistance Rlh , 20.07 17.80 14.65 11.65 8.024 4.702 2.023 -0.586 -3.813 -7.529 -9.980 -12.30 -16.20 -18.90 -
OCR Scan
NE850R599A CODE-99 P13433EJ1V0D

dcf77

Abstract: dcf77 antenna loop : TCO pulse width 100 ms TCO pulse width 200 ms Symbol VCC ICC Min. 1.2 Typ. 15 t , 190 ts te1 1 80 1.5 40 V V 0.4 mA mA 130 230 ms ms 30 25 60 55 ms ms te2 10 30 ms t200 t500 t800 140 440 740 200 500 800 ms ms ms ts te 45 20 80 45 ms ms t200 t500 t800 240 420 720 410 490 790 ms ms ms ts te 10 30 110 220 ms ms Delay compared with the transient of the RF signal
Temic Semiconductors
Original
p q1a U4226b LOW khz receiver 77,5kHz SSO20 U4226B-MFS E 13007 U4226B

LOW khz receiver 77,5kHz

Abstract: SL 100 NPN Transistor application circuit fig. 20: TCO pulse width 100 ms TCO pulse width 200 ms Symbol VCC ICC Min. 1.2 , 60 160 90 190 ts te1 1 80 1.5 40 V V 0.4 mA mA 130 230 ms ms 30 25 60 55 ms ms te2 10 30 ms t200 t500 t800 140 440 740 200 500 800 ms ms ms ts te 45 20 80 45 ms ms t200 t500 t800 240 420 720 410 490 790 ms ms ms ts te 10 30 110 220 ms ms Delay compared with the transient
Temic Semiconductors
Original
SL 100 NPN Transistor time code receiver 60khz msf transistor E 13007 equivalent of SL 100 NPN Transistor simple SL 100 NPN Transistor 40 khz crystal

simple SL 100 NPN Transistor

Abstract: wwvb : TCO pulse width 100 ms TCO pulse width 200 ms Symbol VCC ICC Min. 1.2 Typ. 15 t , 1 80 1.5 40 80 1.5 0.4 kHz mV mV pF V V mA mA 130 230 ms ms 30 25 60 55 ms ms 10 30 ms Delay compared with the transient of the RF signal: drop down (start transition) rise for 100 ms pulse (end transition) rise for 200 ms pulse (end , width 200 ms TCO pulse width 500 ms TCO pulse width 800 ms Symbol Min. t200 t500 t800
Temic Semiconductors
Original
T4225B wwvb T4225B-MC T4225B-MF T4225B-MW

U4226B

Abstract: dcf antenna : TCO pulse width 100 ms TCO pulse width 200 ms Symbol VCC ICC Min. 1.2 Typ. 15 t , 190 ts te1 1 80 1.5 40 0.4 V V mA mA 130 230 ms ms 30 25 60 55 ms ms te2 10 30 ms t200 t500 t800 140 440 740 200 500 800 ms ms ms ts te 45 20 80 45 ms ms t200 t500 t800 240 420 720 410 490 790 ms ms ms ts te 10 30 110 220 ms ms Delay compared with the transient of the RF signal
Temic Semiconductors
Original
dcf antenna U4226 loop antenna dcf telefunken ra 100 U4226B-NFSG3 Time Code Receiver

U4224B

Abstract: ic 8279 pulse width 100 ms TCO pulse width 200 ms Symbol VCC ICC Min. 1.2 Typ. 15 t Max , 80 1.5 0.4 kHz mV mV pF V V mA mA 130 230 ms ms 30 25 60 55 ms ms te2 10 30 ms t200 t500 t800 140 440 740 200 500 800 ms ms ms ts te 45 20 80 45 ms ms Delay compared with the transient of the RF signal: Decoding characteristics drop down (start transition) rise for 100 ms pulse (end transition) rise for 200 ms pulse
Temic Semiconductors
Original
U4224B ic 8279 T4224 T4224B-CF U4224B-CFL U4224B-CFLG3

dcf77 receiver pon

Abstract: LOW khz receiver 77,5kHz the application circuit fig. 20: TCO pulse width 100 ms TCO pulse width 200 ms 0.4 V V mA mA 130 230 ms ms 30 25 60 55 ms ms 10 30 ms Delay compared with the transient of the RF signal: drop down (start transition) rise for 100 ms pulse (end transition) rise for 200 ms pulse (end transition) 6 (16) Rev. A3, 03-Dec-98 T4225B Parameters Decoding , application circuit fig. 21: TCO pulse width 200 ms TCO pulse width 500 ms TCO pulse width 800 ms Symbol
Temic Semiconductors
Original
sanwa meter

dcf77 receiver

Abstract: dcf77 ferrite antenna application circuit fig. 17 TCO pulse width 100 ms TCO pulse width 200 ms Symbol VCC ICC Min. 1.2 , te1 s 40 1 80 1.5 80 1.5 0.4 kHz mV mV pF V V mA mA 130 230 ms ms 30 25 60 55 ms ms te2 10 30 ms t200 t500 t800 140 440 740 200 500 800 ms ms ms ts te 45 20 80 45 ms ms Delay compared with the transient of the RF signal: Decoding characteristics drop down (start transition) rise for 100 ms pulse
Temic Semiconductors
Original
Block Diagram of 8279 SO16L ic 8279 block diagram
Showing first 20 results.