500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
CS4344-DZZR Cirrus Logic Converters - Digital to Analog (DAC) IC 10-pin 24Bit 192kHz Stereo DAC visit Digikey
CS5511-ASZR Cirrus Logic Converters - Analog to Digital (ADC) IC 16-Bit 8-Pin Delta Sigma ADC visit Digikey
CS5510-ASZR Cirrus Logic Converters - Analog to Digital (ADC) IC 16-Bit 8-Pin Delta Sigma ADC visit Digikey
CS5513-BSZR Cirrus Logic Converters - Analog to Digital (ADC) IC 20-Bit 8-Pin Delta Sigma ADC visit Digikey
CS4348-CZZR Cirrus Logic Converters - Digital to Analog (DAC) IC 10-pin 24Bit 192kHz Stereo DAC visit Digikey

IC 74373 pin diagram

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: . 83 EPB1400 Figure 3. EPB1400 Detailed Block Diagram â'¢PR 6PR 5 PR 7 OT OT OT ^m ic r o p , flow-through input latches similar to the 74373. Fast pin strobing is achieved by connecting the /WS control , _7 (see pin connection diagram for pin numbers). If both input registers are configured to have I/O pins , C LO CK FROM LO G IC ARRAY DATA FROM LO G IC ARRAY O U T P U T PIN y X HIGH IM PED A , Packaged in 40 Pin Dual-ln-Line (Plastic/ Cerdip) as well as 44 Lead JL C C or PLCC Chip Carriers -
OCR Scan
function of latch ic 74373 IC 74373 logitech 99 mouse IC EPB1400-2
Abstract: latches sim ilar to the 74373. Fast pin strobing is achieved by connecting the /WS control input of the , (see pin connection diagram for pin numbers). If both input registers are configured to have I/O pins , Logic User Software (A+PLUS). Packaged in 40 Pin D ual-ln-Line (Plastic/ Cerdip) as well as 44 Lead JLCC or PLCC Chip Carriers. CONNECTION DIAGRAM § §1! I s i l l I s The Altera EPB1400 is a , design of custom m icroprocessor peripheral applications. A ty p ic a l a p p lic a tio n en viro nm en -
OCR Scan
EP1200
Abstract: , and drivers built into a single package. RoW Driver .160 (4.06) Pin 1 Indicator Z , block diagram Memory Thirty-five dots form a 0.48 x 0.68 inch overall character size in a 0.700 x , inches (mm) Figure 1 is a block diagram of the DLX713X. The unit consists of 35 LED die arranged in a 5x7 pattern and a single CMOS integrated circuit chip. The IC chip contains the column drivers, row , D6 Package .295 (7.49) Device Marking Begins Over Pin 1 .080 (2.03) diam. ref Siemens
Original
IC 74ls244 latch pin diagram of ic 74373 74LS138 led matrix ic 74373 D latch IC 74ls244 latch datasheet IC 74LS244 LATCH APPLICATIONS DLO7135 DLG7137
Abstract: ) .018 (.45) sq. 1.00 (2.54) typ. Figure 1. DLX713X block diagram WR CE .160 (4.06) RoW Driver Character ROM Memory Z D0 D1 D2 D3 D4 D5 D6 Pin 1 Indicator DLO7135 SIEMENS YYWW Figure 1 is a block diagram of the DLX713X. The unit consists of 35 LED die arranged in a 5x7 pattern and a single CMOS integrated circuit chip. The IC chip contains the column , (7.49) Device Marking Begins Over Pin 1 .075 (1.91) ref. .080 (2.03) diam. ref. .48 Infineon Technologies
Original
matrix de led 5x7 IC 74ls244 74ls244 latch 74373 latch ic ic 74373 datasheet table 74373 ic 1-888-I
Abstract: Figure 7. Block diagram for 8-digit DLO4135/DLG4137 8 ALE PSEN 74LS138 8 PØ 74373 , . Physical dimensions in inches (mm) Electrical Description Device marking begins over pin 1 The , diagram of DLO4135/DLG4137. The unit consists of 35 LED die arranged in a 5x7 pattern and a single CMOS integrated circuit chip. The IC chip contains the column drivers, row drivers, 128 character generator ROM , ) .235 (5.97) DLO 4135 .100 (2.54) typ. Figure 1. DLO4135/DLG4137 block diagram v SIEMENS Infineon Technologies
Original
interfacing of RAM and ROM with 8085 74LS244 buffer 8085 microprocessor hex code 8085 hex code block diagram of 74LS138 3 to 8 decoder ic 74ls138 pdf datasheet DLO4135 DLG4137
Abstract: . Figure 2. Physical dimensions in inches (mm) Electrical Description Device marking begins over pin 1 , is a block diagram of DLO4135/DLG4137. The unit consists of 35 LED die arranged in a 5x7 pattern and a single CMOS integrated circuit chip. The IC chip contains the column drivers, row drivers, 128 , code DLO 4135 .100 (2.54) typ. Figure 1. DLO4135/DLG4137 block diagram .30 (7.62) .235 , ) ROW Driver .012 (.30) Table 1. DLO4135/DLG4137 pin functions D5 D6 Pin WR Write Siemens
Original
8080 intel microprocessor pin diagram interfacing of ram with 8085 IC 8085 pin diagram 8085 Function Generators 8085 interfacing to EProm applications of 74LS244
Abstract: : January 1999 Revision A2 W78E54B E le c tr o n ic s C o r? PIN CONFIGURATIONS 40-Pin DIP , 20- W78E54B '^fctEiì3?F E le c t r o n ic s C o rp , PACKAGE DIMENSIONS 40-pin DIP S ym , -bit bit-addressable I/O port, additional INT2 / INT3 (available on 44-pin PLCC/QFP package) · Three 16-bit timer , 44-Pin PLCC (W78E54BP) T 2 E T X 2 / I N T 3 P D 4 n P1.5 c P1.6 c P1.7 c RST c RXD, P3.0 c INT2, P4.3 c TXD, P3.1 c INTO, P3.2 c INT1, P3.3 c TO, P3.4 c T1, P3 .5 c 7 d 44-Pin QFP (W78E54BF) 2 E T -
OCR Scan
pin configuration of ic 74373 74373 IC DD 127 D w78e54b-24 S2-57S S-S43SS
Abstract:   Integrated Card Setup Port (96H) B 100.pin Plastic Quad Flat Package The 82303 Local Channel Support , reduce system cost, design effort, and form factor constraints by replacing 50 IC devices in an , diagram of the 82303 that will facilitate understanding of the part. Note that the 82304 and 82303 , or â' extended-modeâ' parallel 82303 Local Channel Support Chip Pin Definitions Signal Name Pin Number I/O PWRUP# 82 I Power-up reset input. Brings 82303 to initial known state -
OCR Scan
82303 P103RD P103W P101RD M60STR
Abstract: Address Latches a Low Power CHMOS Technology m 100.pin p,astic Quad F,at Package High Integration-The 82304, 82303and 82077 Floppy Disk Controller Replace 50 IC's in IBM Design Integrated Parallel Port , form factor constraints by replacing 50 IC devices in an equivalent IBM system. The 82303 integrates , equivalent IBM system. Included as an appendix to this data sheet is a func tional logic diagram of the 82303 , Local Channel Support Chip Pin Definitions Signal Name PWRUP# A[0:2, 10:23] Pin Number 82 9 -1 2 -
OCR Scan
LM 74138 truth table for ic 74138 specifications of 74373 latch ic Latches 74373 pin DIAGRAM OF IC 74240 IC 74373 truth table CDSU06 CDSU18 P103WR 103WR 103RD
Abstract: Package High-lntegration-The 82304, 82303 and 82077 Floppy Disk Controller Replace 50 IC's in IBM , , significantly reduce system cost, design effort, and form factor constraints by replacing 50 IC devices in an , this data sheet is a fu n c tional logic diagram of the 82304 that should facili tate understanding of , on the 82304's V G A S U # pin. Also, the 82304 integrates bit 0 of port 3C3H, which is used to en a , . 82304 LOCAL CHANNEL SUPPORT CHIP PIN DEFINITIONS Sym bol SCLK RESET A [0:9] X A[3:9] CMD# ADL# S1 # IO -
OCR Scan
82306 74590 8259 Programmable Peripheral Interface IC 8259 internal pin diagram pin diagram of 74245 BUFFER IC 74245 BIDIRECTIONAL BUFFER IC RAMD11 RAMD12
Abstract: cycles Elim ination of un u sed gates A utom atic pin and p art assignm ents SALSA logic m inim ization , ation. Figure 1. A+PLUS Block Diagram A+PLUS Simulation Virtual Logic Analyzer (V LA) Functional , , 7474, 7476, 7478, 74173, 74174, 74175, 74273, 74374 FREQDIV 7475, 7477, 74116, 74259, 74279, 74373 , EPLD resources. Figure 3. State Machine Diagram and Partial State Machine File MM'] i ] MK : CIiOCK , . If a pin assignm ent is specified, the Fitter m atches the request. If no pin assignm ents are -
OCR Scan
16CUDSLR IC 74151 diagram and truth table ALU IC 74183 74183 alu 74147 pin diagram and truth table pin diagram of IC 74184
Abstract: Release D ate: February 1999 Revision A2 W78LE812 E le c tr o n ic s C o r? PIN CONFIGURATIONS 40-Pin DIP (W78LE812) INT2.T2, P1.D IN T 3,T2EX , P 1.1 IN T4.P1.2 IN T5.P1.3 INT6.P1.4 INT7.P1 , : February 1999 Revision A2 W78LE812 '^fctEiì3?F E le c t r o n ic s C o rp , PACKAGE DIMENSIONS 40-pin , W78LE812 i.lV in b o n d E le c tro n ic s C orp . 8-BIT MTP MICROCONTROLLER GENERAL , .2, A10 P2.1, A9 P2.0, A8 44-Pin PLCC (W78LE812P) N T 1 3 N I N T i N T 5 I N T 4 44-Pin PQFP -
OCR Scan
3702S a73n 357S5 S-2-27- S85-2-S7 SC505
Abstract: 5.4b 5.4c 5.5 6.4a 6.4b 6.4c 6.4d 7.3a 7.3b 7.3c Page 90IP Block Diagram GPIP & RS232 , Figure 1.1 for 90IP Block Diagram. 1.1.2 - Controller Each Model 90IP controller contains a hard front , 74LS244 Counter Q0-3 FUNCTION 74373 D0-7 /OE /WE /CS AD0-7 Debouncer De-multiplexer 25C080 EEPROM A11-15 G 74373 Latch OptoIsolator SLOT-1 SCL /RST TPS3809 , -3 SLOT-4 Figure 1.1 - 90IP Block Diagram 4 1784 Chessie Lane, Ottawa, IL 61350 â'¢ Tel: 800 Frequency Devices
Original
90IP/90IPB 90IPB FD90IP W2000/NT/XP
Abstract: effort, and form factor constraints by replacing 50 IC devices in an equivalent IBM system. The 82304 , on the 82304â'™s V G A SU # pin. Also, the 82304 integrates bit 0 of port 3C3H, which is used to , IBM system. Included as an appendix to this data sheet is a func­ tional logic diagram of the 82304 , Technical Refer­ ence. 82304 L O C A L C H A N N E L SU P P O R T CHIP PIN DEFINITIONS Pin No , 82304 82304 L O C A L C H A N N E L S U P P O R T CHIP PIN DEFINITIONS (Continued) Signal Name -
OCR Scan
eb 102H
Abstract: 5.4b 5.4c 5.5 6.4a 6.4b 6.4c 6.4d 7.3a 7.3b 7.3c Page 90IP Block Diagram GPIP & RS232 , Diagram. 1.1.2 - Controller Each Model 90IP controller contains a hard front panel that provides , Counter Q0-3 FUNCTION 74373 D0-7 /OE /WE /CS AD0-7 Debouncer De-multiplexer 25C080 EEPROM A11-15 G 74373 Latch OptoIsolator SLOT-1 SCL /RST TPS3809 /EN , -4 Figure 1.1 - 90IP Block Diagram 4 1784 Chessie Lane, Ottawa, IL 61350 · Tel: 800/252-7074, 815 Frequency Devices
Original
working of IC 74ls244 as buffer ic 74244 lsi2032 RS232 express card SPI to IEEE-488 of 74LS193 IC counter
Abstract: matrix LCD display *Test Socket:One position for 28-pin IC socket *Operating Key: (1) 6 Function keys , hook x 1 40-pin IC socket x 1 DC power supply x 1 EXT CRYSTAL adaptor x1 System software disk User , x1 *16-bit 40-pin module + flat cable x1 *4 signal line hook x1 *28-pin IC socket x2 *System , IC socket X2 * DC adaptor * 16-bit 40-pin module + flat cable X1 * 4 signal line hook X1 , by using the PCFACE-III slot pin diagram. 8. No hard state limited for interface experiment Leap Electronic
Original
LEAPER-3 74189 7489 sram 89C51 interfacing with lcd display 4N34 ic 74192 pin configuration SU-2000 PIC16C52/54/54A PIC16C55/56/57/57A/58A PIC12C508/509 PIC16C61 PIC16C620/621/622
Abstract: Preliminary W78LE54 '^ fc tE iì3 ? F E le c tr o n ic s C o r p , PACKAGE DIMENSIONS 40-pin DIP S ym , 'it iii'' Electronics Corp. Package Dimensions, continued 44-pin PQFP E ie c iio n ic s Corp , extra 4-bit bit-addressable I/O port, additional INT2 / INT3 (available on 44-pin PLCC/QFP package) · , Release D ate: February 1999 Revision A l Preliminary W78LE54 Electronics Cor? PIN CONFIGURATIONS 40-Pin DIP (W78LE54) T2, P1.0 C T2EX, P1.1 c P1.2 c 1 2 3 40 39 38 37 36 35 34 33 32 31 30 29 28 27 -
OCR Scan
78LE54 3275S 2S134 40S-5
Abstract: for most requirements. Output drive may be increased from the basic 1mA to a maximum of 48mA per pin , r ty p ic a l p ro p a g a tio n d e la y s a re g e n e ra lly th e slo w est tim e s fo r a n y in , ty p ic a l p ro p a g a tio n d e la y s a re g e n e ra lly th e slo w est tim e s fo r a n y in p , 0.6, then use 1 Vss2 pin. These pins should be distributed as evenly as possible around the chip , 0 M H z , has 2 2 in p u ts a n d 4 0 o u tp u ts of w h ic h 10 are of 4 m A d riv e s tre n g th a -
OCR Scan
74LS82 ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 la 4508 ic schematic diagram advantages for ic 7473 4 BIT COUNTER 74669 TC140G SC12D4 SC18D4 SC27D4 SC37D4 SC44D4
Abstract: hierarch ical g raphic, text, and w a v e fo rm design entry: G ra p h ic E d ito r for schem atic designs , background. A u to m a tic erro r location is p ro v id e d for the G ra p h ic , Text, and W a v e fo rm , Data Sheet .and More Features IJ IJ IJ J IJ J Log ic synthesis and m in im iza tio n su p p , accessible w ith on-line, contextsensitive help. T he W in d o w s C lip b o a rd q u ic k ly m oves design , d e v ic e p ro g ra m m in g support. It runs un d er the W in d o w s 3.0 g rap h ical e n viro n -
OCR Scan
ALU IC 74381 encoder IC 74147 74139 truth table alu 74382 truth table for 7446 from ic 7447 truth table
Abstract: workstation workstation â'¢ Product idea diagram including IC Logic diagram layout Breadboard , 48mA per pin by means of parallel bond wires within the package. It should be remembered that an I/O , 0.6, then use 1 l/ss2 pin. These pins should be distributed as evenly as possible around the chip. l , , leadless and leaded chip carriers (quad flat pack) and pin grid arrays. The selection of a suitable package , . The gate utilisation actually achieved in any design depends upon the gate count, pin requirements as -
OCR Scan
74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder
Showing first 20 results.