I74F109D |
|
Philips Semiconductors
|
Positive J Inverted K Positive Edge-Triggered Flip-Flop |
|
Original |
PDF
|
I74F109D |
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
|
Scan |
PDF
|
I74F109D,602 |
|
NXP Semiconductors
|
Positive J-Knot positive edge-triggered flip-flops - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 125 MHz; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: -1/+20 mA ; Propagation delay: 6.2 ns; Voltage: 4.5-5.5 V; Package: SOT109-1 (SO16); Container: Tube (Signetics) |
|
Original |
PDF
|
I74F109D,623 |
|
NXP Semiconductors
|
Positive J-Knot positive edge-triggered flip-flops - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 125 MHz; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: -1/+20 mA ; Propagation delay: 6.2 ns; Voltage: 4.5-5.5 V; Package: SOT109-1 (SO16); Container: Reel Pack, SMD, 13" (Signetics) |
|
Original |
PDF
|
I74F109D-T |
|
NXP Semiconductors
|
Positive J-Knot positive edge-triggered flip-flops - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 125 MHz; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: -1/+20 mA ; Propagation delay: 6.2 ns; Voltage: 4.5-5.5 V |
|
Original |
PDF
|