500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
GLF-466-256-511-D I/O Interconnect ASSEMBLY 6 POSITION 6 CONTACT visit Digikey Buy
GLF-488-258-502-D I/O Interconnect CABLE ASSY 8 POSITION 8 CONTACT visit Digikey Buy
GLF-464-144-515-D I/O Interconnect CORD COIL DBL END 6-4 WHITE 14' visit Digikey Buy
GLF-466-256-500-D I/O Interconnect ASSEMBLY 6 POSITION 6 CONTACT visit Digikey Buy
H1661R-14C I/O Interconnect CBLE ASSY 6-6 COIL DBL END14'WHT visit Digikey Buy
GLF-464-144-520-D I/O Interconnect ASSEMBLY 6 POSITION 4 CONTACT visit Digikey Buy

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : JETI/O 6510 Supplier : Korenix Technology Manufacturer : Newark element14 Stock : - Best Price : $840.7200 Price Each : $904.00
Part : MLV41-8-H-120-RT-IO/65B/92/136 Supplier : PEPPERL+FUCHS Manufacturer : Allied Electronics & Automation Stock : - Best Price : $243.09 Price Each : $243.09
Part : MLV41-8-H-120-RT-IO/65B/95/136 Supplier : PEPPERL+FUCHS Manufacturer : Allied Electronics & Automation Stock : - Best Price : $243.09 Price Each : $243.09
Part : MLV41-8-H-500-RT-IO/65B/92/136 Supplier : PEPPERL+FUCHS Manufacturer : Allied Electronics & Automation Stock : - Best Price : $259.0200 Price Each : $259.0200
Part : MLV41-8-H-500-RT-IO/65B/95/136 Supplier : PEPPERL+FUCHS Manufacturer : Allied Electronics & Automation Stock : - Best Price : $259.0200 Price Each : $259.0200
Shipping cost not included. Currency conversions are estimated. 

I/O65

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: ALL RIGHTS RESERVED. AF 50 J REVISED PER 0G3A-0750-02 18DEC02 MF KR 6.98 â  [â'¢275] 3.43 [.1 35] 3d 1 .52â'"1 [-060] 3_81_ [-1 50] 1 CONTINUOUS STRIP ON REELS WITH TERMINALS LOCATED ON 9.14±O.08 [.360t003] CENTERS A FOR OPTIMUM RETENTION IN POKE-IN TYPE MAG-MATE TERMINALS, THE SERRATION AS SHOWN MUST BE ENGAGED WITH THE EDGE OF THE LEAF 0.15 r-ooel _. 0 O 2 J 2 PLACES 0.05 DETAIL D SCALE 15:1 h-â'" 8.1 3 [73201 jâ'" 3.56 A [.1 40] SEE DETAIL D 8.64 [.340] jâ'" 1 .65 I [.O65] 0.50 +0.02 [,020±. OO 1 -
OCR Scan
17105-360B
Abstract: I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I/O74 I/O75 I/O76/TDO I/O77 I/O78 I , /O62 I/O63 I/O64 TMS I/O65 I/O66 I/O67 I/O68 I/O69 GND I/O70 I/O71 I/O72 I/O73 I/O74 NC I/O75 I/O76 I , NC I/O132 R T I/O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 I/O129 , N I/O66 I/O65 I/O64 I/O73 I/O78 I/O83 I/O87 I/O94 I/O99 I/O104 I , - 3.3V ISR - 5V tolerant · Up to 192 I/Os - Plus 5 dedicated inputs including 4 clock inputs · Cypress Semiconductor
Original
CY37256V 256-M 160-L 208-L 256-L CY37256

5d7 diode

Abstract: 5d3 diode MACH 5 CPLD Family Fifth Generation MACH Architecture FEATURES High logic densities and I/Os , I/Os Wide selection of density and I/O combinations to support most application needs - 6 macrocell density options - 7 I/O options - Up to 4 I/O options per macrocell density - Up to 5 density & I/O options for each package Performance features to fit system needs - 5.5 ns tPD Commercial , ) - Safe for mixed supply voltage system design - Bus-FriendlyTM Inputs & I/Os - Individual output
Lattice Semiconductor
Original
5d7 diode 5d3 diode 6A15 transistor 7B12 16 macrocells 20446G-004 M5LV-128/68 M5LV-128/120 M5LV-320/120 M5LV-128/74 M5LV-128/104 M5LV-320/160
Abstract: VCCINT I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I/O74 I/O75 I/O76 , 117 I/O 116 I/O 115 I/O 114 I/O 113 I/O 112 GND I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I , /O70 I/O 68 I/O65 GND I/O61 I/O58 I/O55 I/O69 I/O 67 I/O64 I/O63 I/O62 , 128 macrocells in eight logic blocks 128 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable (ISRTM) Flash technology - JTAG Interface · Bus Hold capabilities on all I/Os Cypress Semiconductor
Original
CY7C375 128-M FLASH370 22V10 LASH370 160-P

CY37256P160-125UMB

Abstract: CY37256P160-83UMB /O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I/O74 I/O75 I/O76 /TDO I , /O60 I/O61 I/O62 I/O63 I/O64 TMS I/O65 I/O66 I/O67 I/O68 I/O69 GND I/O70 I/O71 I/O72 I , T I/O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 I/O129 T U I/O61 , changes · Up to 192 I/Os - plus 5 dedicated inputs including 4 clock inputs · High speed - fMAX = , Product-term clocking IEEE 1149.1 JTAG boundary scan Programmable slew rate control on individual I/Os Low
Cypress Semiconductor
Original
CY37256P160-125UMB CY37256P160-83UMB CY37256P160-125AI CY37256-125 CY37128/37128V CY37192/37192V CY37384/37384V CY37512/37512V I/O0-I/O11 I/O12-I/O23

ULTRA37000

Abstract: /O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I/O74 I/O75 I/O76 /SDO I/O77 , I/O78 I/O79 VCC I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I , /O56 I/O53 I/O70 I/O68 I/O65 GND I/O61 I/O58 I/O55 I/O69 I/O67 I/O64 , Features · 3.3V or 5.0V I/O operation · Available in 160-pin TQFP, CQFP, and PGA packages · 128 macrocells in eight logic blocks · 128 I/O pins Functional Description · Five dedicated inputs
Cypress Semiconductor
Original
ULTRA37000 ULTRA37000TM

ULTRA37000

Abstract: 160-Lead /O81 I/O80 GND Document #: 38-03029 Rev. *A I/O78 I/O79 VCCIO VCCINT I/O64 I/O65 I/O66 , I/O83 I/O82 I/O81 I/O80 GND Document #: 38-03029 Rev. *A I/O78 I/O79 VCC I/O64 I/O65 , VCC GND VCC GND I/O66 I2 I/O60 I/O56 I/O53 I/O70 I/O68 I/O65 GND , Features · 3.3V or 5.0V I/O operation · Available in 160-pin TQFP, CQFP, and PGA packages · 128 macrocells in eight logic blocks · 128 I/O pins Functional Description · Five dedicated inputs
Cypress Semiconductor
Original
160-Lead

208-Lead

Abstract: CY37512 43 44 45 46 47 48 49 50 51 52 GND I/O60 I/O61 I/O62 I/O63 I/O64 TMS I/O65 I/O66 , R T I/O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 I/O129 T U I , GND GND I/O64 VCC I/O62 VCC GND GND GND GND GND GND I/O65 I/O66 , changes · IEEE standard 3.3V operation - 3.3V ISR - 5V tolerant · Up to 264 I/Os - plus 5 , rate control on individual I/Os Low power option on individual logic block basis User-Programmable
Cypress Semiconductor
Original
CY37512V CY37512 208-Lead ultraISR CABLE CY37512VP208-66NI 512-M CY37256/37256V CA95134 I/O24-I/O35

ultraISR CABLE

Abstract: CY37256 /O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCCO GND VCC I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 , I/O103 I/O102 I/O101 I/O100 GND 37256-3 GND I/O60 I/O61 I/O62 I/O63 I/O64 TMS I/O65 , R T I/O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 I/O129 T U I , Product-term clocking IEEE 1149.1 JTAG boundary scan Programmable slew rate control on individual I/Os Low power option on individual logic block basis 5V and 3.3V I/O capability User-Programmable Bus Hold
Cypress Semiconductor
Original
I/O36-I/O47 I/O48-I/O59 I/O60-I/O71 I/O72-I/O83 I/O84-I/O95 256-P
Abstract: VCCIO Document #: 38-03029 Rev. *A VCCINT I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I , /O57 I/O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCC I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND , I/O44 I/O41 B I/O80 I/O79 I/O77 I/O70 I/O68 I/O65 GND I/O61 I/O58 , · 128 I/O pins · Five dedicated inputs including 4 clock pins · In-System Reprogrammable (ISRTM) Flash technology - JTAG Interface · Bus Hold capabilities on all I/Os and dedicated inputs · No hidden Cypress Semiconductor
Original

U208

Abstract: TMS I/O65 I/O66 I/O67 I/O68 I/O69 GND I/O70 I/O71 I/O72 I/O73 I/O74 NC I/O75 I/O76 I/O77 I/O78 I/O79 , I/O130 NC I/O132 R T I/O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 , I/O52 I/O55 I0 I/O61 I/O64 I/O65 I/O68 I/O71 I/O88 I/O91 I/O94 I/O95 I/O74 I/O77 I/O81 2 GND NC I , /O209 K GND GND GND GND I/O65 I/O64 CLK0 /I0 NC I/O63 I/O61 GND GND , standard 3.3V operation - 3.3V ISR - 5V tolerant · Up to 264 I/Os - Plus 5 dedicated inputs including 4
Cypress Semiconductor
Original
U208 352-L 400-L BG256 BG352 51-85069-B
Abstract: /O55 GND I/O56 I/O57 I/O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCCIO VCCINT I/O64 I/O65 I/O66 I/O67 I/O68 , /O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCC I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 , /O79 I/O77 I/O70 I/O 68 I/O65 GND I/O61 I/O58 I/O55 I/O52/ I/O49 SMODE I/O71 , 128 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable (ISRTM) Flash technology - JTAG Interface · Bus Hold capabilities on all I/Os and dedicated inputs · No hidden delays · Cypress Semiconductor
Original
Abstract: /O 123 I/O 122 I/O 121 83 82 81 2 VCCINT I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I , 82 81 3 I/O78 I/O79 VCC I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I , I/O56 I/O53 I/O70 I/O 68 I/O65 GND I/O61 I/O58 I/O55 I/O69 I/O 67 I , Description · · · · 128 macrocells in eight logic blocks 128 I/O pins 5 dedicated inputs including , capabilities on all I/Os and dedicated inputs · No hidden delays · High speed - fMAX = 125 MHz The Cypress Semiconductor
Original

CY37512

Abstract: CY37512V 43 44 45 46 47 48 49 50 51 52 GND I/O60 I/O61 I/O62 I/O63 I/O64 TMS I/O65 I/O66 , R T I/O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 I/O129 T U I , GND GND I/O64 VCC I/O62 VCC GND GND GND GND GND GND I/O65 I/O66 , changes · IEEE standard 3.3V operation - 3.3V ISR - 5V tolerant · Up to 264 I/Os - plus 5 , rate control on individual I/Os Low power option on individual logic block basis User-Programmable
Cypress Semiconductor
Original
2VP208-66NI 208-P CY37512VP256-66BGI CY37512VP352-66BGI 352-P CY37512VP208-66UMB

CY37256

Abstract: CY37256V /O55 GND I/O56 I/O57 I/O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCC GND VCC I/O64 I/O65 I , /O60 I/O61 I/O62 I/O63 I/O64 TMS I/O65 I/O66 I/O67 I/O68 I/O69 GND I/O70 I/O71 I/O72 I , /O65 I/O124 I/O127 I/O128 I/O129 T U I/O61 I/O63 I/O66 GND I/O76 , 3.3V ISR - 5V tolerant · Up to 192 I/Os - plus 5 dedicated inputs including 4 clock inputs · High , Programmable slew rate control on individual I/Os Low power option on individual logic block basis
Cypress Semiconductor
Original
O116 38-00606-C

37256p

Abstract: CY37256-125 GND I/O56 I/O57 I/O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCCO GND VCC I/O64 I/O65 I/O66 I/O67 I/O68 I , I/O104 I/O103 I/O102 I/O101 I/O100 GND 37256-3 GND I/O60 I/O61 I/O62 I/O63 I/O64 TMS I/O65 I/O66 , /O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 I/O129 T U I/O61 I/O63 , don't cause pinout changes - Design changes don't cause timing changes · Up to 192 I/Os - Plus 5 , slew rate control on individual I/Os Low-power option on individual logic block basis 5V and 3.3V I/O
Cypress Semiconductor
Original
37256p IEEE 1149.1 JTAG I/O180-I/O191 I/O168-I/O179 I/O156-I/O167 I/O144-I/O155 I/O132-I/O143 I/O120-I/O131

CY37256

Abstract: CY37256V /O55 GND I/O56 I/O57 I/O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCC GND VCC I/O64 I/O65 I , /O60 I/O61 I/O62 I/O63 I/O64 TMS I/O65 I/O66 I/O67 I/O68 I/O69 GND I/O70 I/O71 I/O72 I , /O65 I/O124 I/O127 I/O128 I/O129 T U I/O61 I/O63 I/O66 GND I/O76 , - 5V tolerant · Up to 192 I/Os - plus 5 dedicated inputs including 4 clock inputs · High speed , Programmable slew rate control on individual I/Os Low power option on individual logic block basis
Cypress Semiconductor
Original
Abstract: I/O82 I/O81 I/O80 GND Document #: 38-03029 Rev. * VCCINT I/O64 I/O65 I/O66 I/O67 I , /O80 GND Document #: 38-03029 Rev. * I/O78 I/O79 VCC I/O64 I/O65 I/O66 I/O67 I/O68 I , /O56 I/O53 I/O70 I/O68 I/O65 GND I/O61 I/O58 I/O55 I/O69 I/O67 I/O64 , · · · 128 macrocells in eight logic blocks 128 I/O pins 5 dedicated inputs including 4 clock , all I/Os and dedicated inputs · No hidden delays · High speed - fMAX = 125 MHz The CY7C375i is Cypress Semiconductor
Original

CERAMIC QUAD FLATPACK CQFP 14 pin

Abstract: CERAMIC QUAD FLATPACK CQFP /O78 I/O79 VCCIO VCCINT I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 , VCC I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I/O74 I/O75 I/O76 , /O70 I/O68 I/O65 GND I/O61 I/O58 I/O55 I/O69 I/O67 I/O64 I/O63 I/O62 , blocks 128 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable (ISRTM) Flash technology - JTAG Interface · Bus Hold capabilities on all I/Os and dedicated inputs · No hidden delays
Cypress Semiconductor
Original
CERAMIC QUAD FLATPACK CQFP 14 pin CERAMIC QUAD FLATPACK CQFP CERAMIC PIN GRID ARRAY CPGA

0d13

Abstract: MACH 5 CPLD Family Fifth Generation MACH Architecture FEATURES High logic densities and I/Os , I/Os Wide selection of density and I/O combinations to support most application needs - 6 macrocell density options - 7 I/O options - Up to 4 I/O options per macrocell density - Up to 5 density & I/O , voltage system design - Bus-FriendlyTM Inputs & I/Os - Individual output slew rate control - Hot , solutions Publication# 20446 Amendment/0 Rev: I Issue Date: January 2002 Table 1. MACH 5 Device
Lattice Semiconductor
Original
0d13 M5LV-256/68 M5LV-256/74 M5LV-256/104 M5LV-256/120 M5LV-256/160 M5LV-512/256-7AC-10AI

pasic 3

Abstract: QL3004-1PL68C I/O74 I/O75 I/O77 I/O80 I/O83 A GND I/O62 I/O65 I/O68 I/O71 GND
QuickLogic
Original
pasic 3 QL3004-1PL68C QL3004 QL3012-1PF144C QL3004E Military Plastic pASIC 3 Family

QL3004

Abstract: QL3004-1PL68C TMS I/O65 I/O66 I/O67 I/O68 I/O69 GND I/O70 I/O71 I/O72 I/O73 I/O74 NC I/O75 I/O76 I/O77 I/O78 I/O79 , I/O130 NC I/O132 R T I/O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 , I/O52 I/O55 I0 I/O61 I/O64 I/O65 I/O68 I/O71 I/O88 I/O91 I/O94 I/O95 I/O74 I/O77 I/O81 2 GND NC I , /O209 K GND GND GND GND I/O65 I/O64 CLK0 /I0 NC I/O63 I/O61 GND GND
QuickLogic
Original
QL3004-1PL84C QL3006 QL3025 QL3040 QL3060 QL3012

SLATAFL320

Abstract: SLATAFL448 I/O77 I/O80 I/O83 A I/O62 I/O65 I/O68 I/O71 GND GOE1 I/O72 I/O76
-
Original
SLATAFL320-SLATAFL1GB SLATAFL320 SLATAFL448 68 pin Connector SLATAFL SLATAFL512 800MB 320MB 640MB SLATAFL320I 320-640MB

2128-80LQ

Abstract: I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I/O74 I/O75 I/O76/TDO I/O77 I/O78 I , /O62 I/O63 I/O64 TMS I/O65 I/O66 I/O67 I/O68 I/O69 GND I/O70 I/O71 I/O72 I/O73 I/O74 NC I/O75 I/O76 I , NC I/O132 R T I/O57 I/O60 I/O62 I/O65 I/O124 I/O127 I/O128 I/O129 , N I/O66 I/O65 I/O64 I/O73 I/O78 I/O83 I/O87 I/O94 I/O99 I/O104 I
Lattice Semiconductor
Original
2128-80LQ 176-TQFP/2128 2128-100LQ 2128-100LM 2128-100LT 176-P
Showing first 20 results.