500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
SN74HCT273ANSRG4 Texas Instruments Octal D-Type Flip-Flops With Clear 20-SO visit Texas Instruments
SN74HCT273ANSRE4 Texas Instruments Octal D-Type Flip-Flops With Clear 20-SO visit Texas Instruments
SN54HC273VTDG2 Texas Instruments Octal D-Type Flip Flops With - Clear, SN54HC273-DIE 0- visit Texas Instruments
SN74HCT273ANSR Texas Instruments Octal D-Type Flip-Flops With Clear 20-SO visit Texas Instruments
SN54HC273VTDG1 Texas Instruments Octal D-Type Flip Flops With - Clear, SN54HC273-DIE 0- visit Texas Instruments
CD40175BW Texas Instruments CMOS Quad D-Type Flip-Flop 0-WAFERSALE visit Texas Instruments

D flip flop

Catalog Datasheet MFG & Type PDF Document Tags

D Flip Flops

Abstract: flip flop PSoC CreatorTM Component Datasheet ® D Flip Flop w/ Enable 1.0 Features Enable input , enable. General Description The D Flip Flop w/ Enable selectively captures a digital value. When to Use a D Flip Flop w/ Enable Use the D Flip Flop w/ Enable to implement sequential logic. Input/Output Connections This section describes the various input and output connections for the D Flip Flop w , 95134-1709 · 408-943-2600 Document Number: 001-84897 Rev. * Revised November 28, 2012 D Flip Flop w
Cypress Semiconductor
Original

D Flip Flops

Abstract: PSoC CreatorTM Component Datasheet ® D Flip Flop 1.20 Features Asynchronous reset or , width General Description The D Flip Flop stores a digital value. When to Use a D Flip Flop Use the D Flip Flop to implement sequential logic. Input/Output Connections This section describes the various input and output connections for the D Flip Flop. An asterisk (*) in the list of I/Os states that , Revised June 20, 2012 D Flip Flop PSoC CreatorTM Component Datasheet ® of the clock signal
Cypress Semiconductor
Original

4 input d flip flop

Abstract: D Flip Flops PSoC CreatorTM Component Datasheet ® D Flip Flop 1.30 Features Asynchronous reset or , Description The D Flip Flop stores a digital value. When to Use a D Flip Flop Use the D Flip Flop to , connections for the D Flip Flop. An asterisk (*) in the list of I/Os states that the I/O may be hidden on the , 95134-1709 · 408-943-2600 Document Number: 001-84971 Rev. * Revised December 3, 2012 D Flip Flop PSoC , Output The stored value of the D Flip Flop. Component Parameters Drag a D Flip Flop onto your design
Cypress Semiconductor
Original

T flip flop pin configuration

Abstract: tri-state Port A output pins PA.PR Preset D flip flop in the macrocells PA.RE Reset/Clear D flip , D flip flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the , from D flip flop Combinatorial Output Select output from OR gate GPLD Input Use Port A pin as , Select output from D flip flop. Combinatorial Output Select output from OR gate. GPLD Input Use , flip flop in the macrocells PE.RE Reset/Clear D flip flop in the macrocells Two other inputs
-
OCR Scan

RS FLIP FLOP LAYOUT

Abstract: RS flip flop cmos input/output D FLIP FLOP WITH RESET 1 1 O 1 DFFB - Oscillator buffers (interfacing with external , (reset) - Latch with S (set) - Latch with R - Latch with § - D Flip Flop - D Flip Flop with R (reset) - D Flip Flop with S (set) - D Flip Flop with R - D Flip Flop with S - D Flip Flop with R and S - D Flip Flop with R and S - D Flip Flop with 1 clock - JK Flip Flop - JK Flip Flop with R , tp (NOR4I (11(2) 4 10 10.5 11 ns D Flip Flop with R Prop. Delay tp (DFFR*)
-
OCR Scan

LVX273

Abstract: LCX08 16374, LCX16374A LCX373, LCX573, LCX16373. LCX16373A Standard Code BIDIRECTIONAL FLIP-FLOP D FLIP FLOP £ST SCS-THOMSON 8 SELECTION GUIDE LVQ FAMILY Function BUFFER NAND NOR AND OR EX OR INVERTER BUFFER 3-STATE BIDIRECTIONAL FLIP-FLOP D FLIP FLOP 3-STATE LATCH D EC O D ER M ULTIPLEXER DIGITAL , INVERTER BUFFER 3-STATE BIDIRECTIONAL FLIP-FLOP D FLIP FLOP 3-STATE LATCH MULTIVIBRATOR D EC O D ER M
-
OCR Scan
LCX08 LCX32 LCX04 LCX74 LVX244 LVX541 LVX273 LVX123 LCX02 LCX86 LCX240

d flip flop

Abstract: cmos sine generator and routed into the clock divider. The output of the clock divider is then routed to a D flip flop retiming stage. This D flip flop is clocked by the original input. This is critical to ensure signal , . Whenever this is done, a D flip flop retiming stage is required to ensure a low jitter clock signal
Linear Technology
Original
d flip flop cmos sine generator Sine Wave Generator high frequency flip flop sine wave with frequency generator DC1075

computer smps circuit diagram

Abstract: uc3844 smps power supply state keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally connected to a logic , low state. The D flip flop's output does not change state since its clock input is designed to , comp2 will clock in a logic 1 into the D flip flop causing the D flip flop's output, Q, to switch from , than 7.0V. Once VOUT decreases below 7.0V, comp1 will reset the D flip flop, thereby turning
-
Original
computer smps circuit diagram uc3844 smps power supply PWM IC 14 PIN smps circuit diagram uc3844 PWM power supply application note 24 volts smps LR745 LR745N3 LR745N8 LR745ND AN-H28 240VAC

computer smps circuit diagram

Abstract: uc3844 transformer design output of COMP1 will be at a logic high state, keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip , COMP2 will then switch from a logic high to a logic low state. The D flip flop's output does not change , will clock in a logic 1 into the D flip flop, causing the D flip flop's output, Q, to switch from a , than 7.0V. Once VOUT decreases below 7.0V, COMP1 will reset the D flip flop, thereby turning
Supertex
Original
LR745N8-G uc3844 transformer design T flip flop IC smps 12 volt uc3844 reference smps smps 12v to 16v SMPS CIRCUIT DIAGRAM USING TRANSISTORS LR745N3-G DSPD-3TO243AAN8 D070908 DSFP-LR745 B123008

RS flip flop IC

Abstract: transistor 6bn cell library is given on Fig. 7. D FLIP FLOP WITH RESET DFFR a -o B- f* Q Data sheet of Bbrary , Flop D Flip Flop with R (reset) D Flip Flop with S> (set) D Flip Flop with R D Flip Flop with S D Flip Flop with R and S D Flip Flop with R and S D Flip Flop with 1 clock JK Flip Flop JK Flip Flop with R , (NAND2) (1X2) 1.9 4.5 5 6 ns 4 input NOR Prop. Delay tp (NOR4) (1)(2) 4 10 10.5 1 1 ns D Flip Flop , following conditions : Fan out = 2 + 500 ^m metal interconnect + 480 urn of polysilicon. (3) D Flip Flop
-
OCR Scan
RS flip flop IC transistor 6bn 74LS series logic gates 3 input or gate RS flip flop cmos RS FLIP FLOP LAYOUT 1 bit full adder 0250-MA 0400-MA 0800-MA MA1D-1200A00 6S20U

uc3844 transformer design

Abstract: T flip flop IC the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally connected to a logic high. As VOUT , . The output of COMP2 will clock in a logic 1 into the D flip flop, causing the D flip flop's output, Q , greater than 7.0V. Once VOUT decreases below 7.0V, COMP1 will reset the D flip flop, thereby turning , flip flop's output does not change state since its clock input is designed to trigger only on a rising
Supertex
Original
uc3844 transformer T flip flop IC no UC3844 DSPD-3TO92N3 D070808 A072108

uc3844 transformer design

Abstract: uc3844 reference smps VOUT is less than 7.0V, the output of COMP1 will be at a logic high state, keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally connected to a logic high. As VOUT becomes greater than 7.0V , , the output of COMP2 will then switch from a logic high to a logic low state. The D flip flop's output , output of COMP2 will clock in a logic 1 into the D flip flop, causing the D flip flop's output, Q, to
Supertex
Original
B0912 UC3844 application B091208

T flip flop IC

Abstract: T flip flop IC no state keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data Input for the D flip flop, D, is internally connected to a logic high , logic low state. The D flip flop's output does not change state since its clock input is designed to , a logic low to a logic high. The output of comp2 will clock in a logic 1 into the D flip flop causing the D flip flop's output, Q, to switch from a logic low to a logic high. Transistor M2 will the be
-
OCR Scan
T flip flop pin configuration T flip flop ic number

T flip flop pin configuration

Abstract: uc3844 transformer design keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally connected to a logic high. As VOUT , . The output of comp2 will clock in a logic 1 into the D flip flop causing the D flip flop's output, Q , greater than 7.0V. Once VOUT decreases below 7.0V, comp1 will reset the D flip flop, thereby turning , above 13.25V, the output of comp2, will then switch from a logic high to a logic low state. The D flip
Supertex
Original
transistor marking code 1325

supertex AN-H29

Abstract: T flip flop IC flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally connected to a logic high. As VOUT , state. The D flip flop's output does not change state since its clock input is designed to trigger only , comp2 will clock in a logic 1 into the D flip flop causing the D flip flop's output, Q, to switch from , greater than 7.0V. Once VOUT decreases below 7.0V, comp1 will reset the D flip flop, thereby turning
Supertex
Original
supertex AN-H29 SMPS CIRCUIT DIAGRAM for computers 12 v transistor flip flop 5v power supply with uc3844 12 V T flip flop IC uc3844 applications AN-H29

T flip flop IC

Abstract: uc3844 smps power supply at a logic high state keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally , logic high to a logic low state. The D flip flop's output does not change state since its clock input , to a logic high. The output of comp2 will clock in a logic 1 into the D flip flop causing the D , the D flip flop, thereby turning transistor M2 off and transistor M1 back on. Once the switching
Supertex
Original
SMPS, Computers, CIRCUIT DIAGRAM PWM IC smps ic 8 pin ic LOW POWER OFF LINE SMPS transistor smps high voltage circuit diagram of high power smps

T flip flop IC

Abstract: SMPS CIRCUIT DIAGRAM for computers at a logic high state keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally , logic high to a logic low state. The D flip flop's output does not change state since its clock input , to a logic high. The output of comp2 will clock in a logic 1 into the D flip flop causing the D , the D flip flop, thereby turning transistor M2 off and transistor M1 back on. Once the switching
Supertex
Original
6 pin smps IC

uc3844 transformer design

Abstract: p024 ZENER DIODE keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally connected to a logic high. As VOUT , . The output of comp2 will clock in a logic 1 into the D flip flop causing the D flip flop's output, Q , greater than 7.0V. Once VOUT decreases below 7.0V, comp1 will reset the D flip flop, thereby turning , above 13.25V, the output of comp2, will then switch from a logic high to a logic low state. The D flip
-
Original
p024 ZENER DIODE uc3844 14 pin ic configuration switch mode power supply using uc3844 p023 transistor

cmos XOR schmitt trigger

Abstract: 5D208 5 D-type Flip-Flop ­ D Flip Flop ­ D Flip Flop with set ­ D Flip Flop with reset ­ D Flip Flop with set and reset Special cells ­ Power on reset ­ RC oscillator ­ Schmitt trigger ­ High , , CMOS Schmitt ­ TTL, TTL Schmitt NAND/AND gates NOR/OR gates AOI/OAI gates XNOR/XOR gates D
Holtek
Original
HTA3000 5D048 5D100 5D208 cmos XOR schmitt trigger 8 bit XOR Gates AOI gate d flip flop 0.8um cmos XOR schmitt trigger HT3A000 HT3A100 HT3A200 HT3A300 HT3A400

1 bit full adder with carry

Abstract: 1-Bit full adder Latch with S - D Flip Flop - D Flip Flop with R (reset) \ - D Flip Flop with S (set) - D Flip Flop with R _ - D Flip Flop with S - D Flip Flop with R and S - D Flip Flop with R and S - D Flip Flop with 1 clock JK Flip JK Flip JK Flip JK Flip JK Flip JK Flip JK Flip Flop Flop with Flop with Flop with Flop , NAND Prop. Delay tp (NAND2) 4 input NOR Prop. Delay tp (NOR4) D Flip Flop with R Prop. Delay tp (1 , 500 pm metal interconnect + 480 pm of polysilicon. (3) D Flip Flop (with R) propagation delay is
-
OCR Scan
1 bit full adder with carry 1-Bit full adder 1d1200a MIL883B
Showing first 20 results.