500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : 3G8F7-CLK13-E Supplier : OMRON Manufacturer : Avnet Stock : - Best Price : $3010.00 Price Each : $3722.00
Part : CS1W-CLK13 Supplier : OMRON Manufacturer : Avnet Stock : - Best Price : $3003.00 Price Each : $3714.00
Part : L-CLK10-HTR-BSS Supplier : 3M Interconnect Solutions Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : L-CLK11 Supplier : 3M Interconnect Solutions Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : L-CLK11-HTR-BSS Supplier : 3M Interconnect Solutions Manufacturer : Avnet Stock : - Best Price : $209.59 Price Each : $235.59
Part : L-CLK12 Supplier : 3M Interconnect Solutions Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : MK50DX256CLK10 Supplier : NXP Semiconductors Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : MK50DX256CLK10 Supplier : NXP Semiconductors Manufacturer : Avnet Stock : - Best Price : $6.39 Price Each : $7.39
Part : MK51DX256CLK10 Supplier : NXP Semiconductors Manufacturer : Avnet Stock : - Best Price : $6.89 Price Each : $7.99
Part : 3G8F7-CLK13-E Supplier : OMRON Manufacturer : Newark element14 Stock : - Best Price : $2,909.6799 Price Each : $3,260.4900
Part : CS1W-CLK13 Supplier : OMRON Manufacturer : Newark element14 Stock : - Best Price : $2,903.4800 Price Each : $3,253.5400
Part : ECLK10060 Supplier : O-Z Gedney Manufacturer : Newark element14 Stock : - Best Price : $789.2300 Price Each : $905.7600
Part : ECLK10072 Supplier : O-Z Gedney Manufacturer : Newark element14 Stock : - Best Price : $893.6700 Price Each : $1025.62
Part : ECLK125120 Supplier : O-Z Gedney Manufacturer : Newark element14 Stock : - Best Price : $2,575.0901 Price Each : $2,885.5601
Part : KE4CLK10600S Supplier : ABB Manufacturer : Newark element14 Stock : - Best Price : $2,998.7600 Price Each : $3,360.3201
Part : KE6CLK12600 Supplier : ABB Manufacturer : Newark element14 Stock : - Best Price : $7,113.5498 Price Each : $7,971.2100
Part : P9TRA425CL-K1 Supplier : Shure Manufacturer : Newark element14 Stock : - Best Price : - Price Each : -
Part : 3G8F7-CLK13-E Supplier : OMRON Manufacturer : Heilind Electronics Stock : - Best Price : - Price Each : -
Part : 3G8F7-CLK13-E Supplier : OMRON Manufacturer : Heilind Electronics Stock : - Best Price : - Price Each : -
Part : CS1W-CLK13 Supplier : OMRON Manufacturer : Heilind Electronics Stock : - Best Price : - Price Each : -
Part : CS1W-CLK13 Supplier : OMRON Manufacturer : Heilind Electronics Stock : - Best Price : - Price Each : -
Part : L-CLK11-HTR-BSS Supplier : 3M Interconnect Solutions Manufacturer : Heilind Electronics Stock : - Best Price : - Price Each : -
Part : CLK-1012-L01A Supplier : 3M Interconnect Solutions Manufacturer : Bristol Electronics Stock : 275 Best Price : - Price Each : -
Part : FSCLK10 Supplier : GARVIN Manufacturer : basicEparts Stock : 9,999 Best Price : - Price Each : -
Part : WCLK137XA Supplier : Texas Instruments Manufacturer : Chip One Exchange Stock : 20 Best Price : - Price Each : -
Part : WCLK138XA Supplier : Texas Instruments Manufacturer : Chip One Exchange Stock : 7 Best Price : - Price Each : -
Part : CLK1000S-240-C Supplier : Harvard Engineering Manufacturer : New Advantage Stock : 37 Best Price : $17.82 Price Each : $17.82
Part : 3G8F7-CLK13-E Supplier : OMRON Manufacturer : Sager Stock : - Best Price : $3118.85 Price Each : $3447.15
Part : CS1W-CLK13 Supplier : OMRON Manufacturer : Sager Stock : - Best Price : $3112.20 Price Each : $3439.80
Shipping cost not included. Currency conversions are estimated. 

CLK180

Catalog Datasheet MFG & Type PDF Document Tags

delay locked loop verilog

Abstract: XAPP1 CLK180 CLK270 CLK2X For this reason, for delay compensation and clock conditioning, choose the DLL , CLK180 This symbol does not provide access to the advanced clock domain controls or to the clock , , 1998 (Version 1.31) IBUFG I I BUFG CLKDLL O CLKIN CLKFB CLK0 CLK90 CLK180 , GCLKBUF1 GCLKPAD0 CLK90 CLK180 CLK270 DUTY_CYCLE_CORRECTION=TRUE CLK0 CLK90 CLK180 CLK270 , Cycle Correction Property The 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, use the duty cycle
Xilinx
Original
XAPP132 delay locked loop verilog XAPP1 100C

vhdl code for D Flipflop synchronous

Abstract: High. The clocks are shifted out of phase by the DCM (CLK0 and CLK180 outputs) or by the inverter , UNISIM.VCOMPONENTS.ALL; -pragma translate_on entity DDR_Output is Port( clk : in std_logic; -clk and clk180 can be outputs from the DCM or clk180 can be the clk180 : in std_logic; -logical inverse of clk (the inverter is , std_logic ); end component; begin U0: FDDRRSE port map ( Q => q, D0 => d0, D1 => d1, C0 => clk, C1 => clk180 , , clk180, rst, set, ce); input d0, d1, clk, clk180, rst, set, ce; output q; //Synchronous Output DDR
Xilinx
Original
vhdl code for D Flipflop synchronous UG012

digital clock notes

Abstract: CLK180 CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV RST LOCKED x132_04_111699 Figure 4 , CLKDLLHF CLKIN CLKFB CLK0 CLK180 CLKDV RST LOCKED x132_05_111699 Figure 5: High-frequency , CLKFB CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV RST LOCKED x132_06_092099 Figure 6 , DUTY_CYCLE_CORRECTION=FALSE CLK0 CLK90 CLK180 CLK270 DUTY_CYCLE_CORRECTION=TRUE CLK0 CLK90 CLK180 CLK270 x132 , 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, use the duty cycle corrected default such that
Xilinx
Original
XAPP174 SRL16 digital clock notes

vhdl code for D Flipflop synchronous

Abstract: vhdl code for flip-flop clocked in via Q0 and Q1 while CE is High. The clocks are shifted out of phase by the DCM (CLK0 and CLK180 , std_logic; -clk and clk180 can be outputs from the DCM or clk180 can be the clk180 : in std_logic , ); end component; begin U0: FDDRRSE port map ( Q => q, D0 => d0, D1 => d1, C0 => clk, C1 => clk180, CE => ce, R => rst, S => set ); end behavioral; DDR_out.v module DDR_Output (d0 , d1, q, clk, clk180, rst, set, ce); input d0, d1, clk, clk180, rst, set, ce; output q; //Synchronous Output DDR
Xilinx
Original
vhdl code for flip-flop Single R-S-T Flip-Flop verilog code UG002

XAPP174

Abstract: x174-01 CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV RST LOCKED x132_04_111699 Figure 4 , CLKDLLHF CLKIN CLKFB CLK0 CLK180 CLKDV RST LOCKED x132_05_111699 Figure 5: High-frequency , CLKFB CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV RST LOCKED x132_06_092099 Figure 6 , DUTY_CYCLE_CORRECTION=FALSE CLK0 CLK90 CLK180 CLK270 DUTY_CYCLE_CORRECTION=TRUE CLK0 CLK90 CLK180 CLK270 x132 , 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, use the duty cycle corrected default such that
Xilinx
Original
x174-01

vhdl code for loop filter of digital PLL

Abstract: vhdl code for Digital DLL _03_092499 Figure 3: Simplified DLL Macro Symbol BUFGDLL CLKDLL CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 , CLK180 CLKDV RST LOCKED x132_05_012400 Figure 5: High Frequency DLL Symbol CLKDLLHF BUFGDLL , sections. IBUFG BUFG CLKDLL I O CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 I O , CLK180 CLK270 DUTY_CYCLE_CORRECTION=TRUE CLK0 CLK90 CLK180 CLK270 x132_07_092599 Figure 7: DLL , , CLK90, CLK180, and CLK270, use the duty cycle corrected default such that they exhibit a 50/50 duty
Xilinx
Original
vhdl code for loop filter of digital PLL vhdl code for Digital DLL vhdl code for All Digital PLL free vhdl code for pll vhdl code for phase frequency detector XAPP138

XAPP132

Abstract: CLK180 Symbol BUFGDLL CLKDLL CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV RST LOCKED x132 , 1-800-255-7778 3 R Using the Virtex Delay-Locked Loop CLKDLLHF CLKIN CLKFB CLK0 CLK180 , CLKDLL I O CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 I O CLK2X CLKDV RST LOCKED , CLK0 CLK90 CLK180 CLK270 DUTY_CYCLE_CORRECTION=TRUE CLK0 CLK90 CLK180 CLK270 x132 , Property The 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, use the duty cycle corrected default such
Xilinx
Original
quartz delay line

vhdl code for D Flipflop synchronous

Abstract: vhdl code for D Flipflop ; -pragma translate_on entity DDR_Output is Port( clk : in std_logic; -clk and clk180 can be outputs from the DCM or clk180 can be the clk180 : in std_logic; -logical inverse of clk (the inverter is , > clk, C1 => clk180, CE => ce, R => rst, S => set ); 2 3 4 end behavioral; A DDR_out.v module DDR_Output (d0 , d1, q, clk, clk180, rst, set, ce); B input d0, d1, clk, clk180, rst , ), .D1(d1), .C0(clk), .C1(clk180), .CE(ce), .R(rst), .S(set), .Q(q) ); endmodule D Output
Xilinx
Original
vhdl code for D Flipflop

13100499

Abstract: CLK180 Symbol BUFGDLL CLKDLL CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV RST LOCKED x132 , 1-800-255-7778 3 R CLKDLLHF CLKIN CLKFB CLK0 CLK180 CLKDV RST LOCKED x132 , CLK90 CLK180 CLK270 I O CLK2X CLKDV RST LOCKED xapp132_06_092099 Figure 6: BUFGDLL , CLKIN CLK2X CLKDV_DIVIDE=2 CLKDV DUTY_CYCLE_CORRECTION=FALSE CLK0 CLK90 CLK180 CLK270 DUTY_CYCLE_CORRECTION=TRUE CLK0 CLK90 CLK180 CLK270 x132_07_092599 Figure 7: DLL Output Characteristics The DLL
Xilinx
Original
13100499

XAPP174

Abstract: CLK180 _03_092499 Figure 3: Simplified DLL Macro Symbol BUFGDLL CLKDLL CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 , .2) June 16, 2008 www.xilinx.com 3 R CLKDLLHF CLKIN CLKFB CLK0 CLK180 CLKDV RST , bottom). IBUFG BUFG CLKDLL I O I CLKIN CLKFB O CLK0 CLK90 CLK180 CLK270 CLK2X , CLK0 CLK90 CLK180 CLK270 DUTY_CYCLE_CORRECTION=TRUE CLK0 CLK90 CLK180 CLK270 x132 , , CLK180, and CLK270, use the duty cycle corrected default such that they exhibit a 50/50 duty cycle. The
Xilinx
Original
UG331 XAPP176 DS001 DS077
Abstract: PLL Multiplier and Quadrature Generation CLK0 CLK90 CLK180 CLK270 CLKFB S2:S0 3 Control , Mode Select Table Pin Assignment ICS672-01/02 ICLK CLK90 CLK180 CLK270 VDDIO GND GND S0 1 2 3 4 5 6 , CLK180 CLK270 VDDIO GND S0 S1 S2 VDD CLK0 FBCLK FBIN Type I O O O P P I I I P O O I Description Clock , input clock (ICLK). Phase shifts of 0° (CLK0), 90° (CLK90), 180° (CLK180), and 270° (CLK270) are , from ICLK. ICLK CLK0, FBCLK CLK90 CLK180 CLK270 Figure 1. Phase alignment of input and output clocks Integrated Circuit Systems
Original
ICS672-01 ICS672-02 ICS672M-01 ICS672M-01T ICS672M-02 ICS672M-02T
Abstract: CLKFB CLK0 CLK90 CLK180 CLK270 CLK2X CLKDV RST LOCKED x132_04_012400 Figure 4: Standard DLL , the Virtex Delay-Locked Loop CLKDLLHF CLKIN CLKFB CLK0 CLK180 CLKDV RST LOCKED x132 , described in the following sections. IBUFG CLKDLL I O CLKIN CLKFB CLK0 CLK90 CLK180 CLK270 BUFG I O , DUTY_CYCLE_CORRECTION=FALSE CLK0 CLK90 CLK180 CLK270 DUTY_CYCLE_CORRECTION=TRUE CLK0 CLK90 CLK180 CLK270 x132 , 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, use the duty cycle corrected default such that Xilinx
Original

12-bit ADC interface vhdl code for FPGA

Abstract: 12-bit ADC interface vhdl complete code for FPGA clock and is therefore fed into a DCM. This DCM generates two phase-aligned clocks, CLK0 and CLK180. , ) are clocked on the rising edge of CLK180. However, it is possible for the CLK180 edge to arrive first , CLK0 and CLK180, respectively. 10 ADCLKP OUTP OUTN D11 D0 D1 D2 D3 Through , parallel register D4 11 10 9 9 8 8 CLK0 7 6 CLK180 5 4 D10 D8 D6 , 2 2 1 0 D9 D11 CLK180 3 1 CLK0 0 X774_10_022206 Figure 6: Even Bits
Xilinx
Original
XAPP774 ADS5273 12-bit ADC interface vhdl code for FPGA 12-bit ADC interface vhdl complete code for FPGA verilog code for 8 bit shift register theory IPC-2141 VHDL code for high speed ADCs using SPI with FPGA ADC Verilog Implementation ADS527 XC2V250-6FG256 XC2VP20-6FF896

vhdl code for Digital DLL

Abstract: vhdl code for DCM (CLKIN=>CLKIN_w, CLKFB=>CLK2X_g, RST=>RESET_w, CLK0=>open, CLK90=>open, CLK180=>open, CLK270=>open, CLK2X , , CLKFB=>CLK4X_g, RST=>RESET4X, CLK0=>open, CLK90=>open, CLK180=>open, CLK270=>open, CLK2X=>CLK4X_dll , , CLK90, CLK180, CLK270, CLK2X, CLKDV, LOCKED : out std_logic); end component; signal CLKIN_w, RESET_w , ); CLKDLL dll2x (.CLKIN(CLKIN_w), .CLKFB(CLK2X), .RST(RESET_w), .CLK0(), .CLK90(), .CLK180(), .CLK270 , (.CLKIN(CLK2X), .CLKFB(CLK4X), .RST(RESET4X), .CLK0(), .CLK90(),.CLK180(), .CLK270(), .CLK2X(CLK4X_dll
Xilinx
Original
vhdl code for DCM dcm verilog code XAPP108 CLKFX180

CLK180

Abstract: ICS672-01 VDDIO IN CLK0 PLL Multiplier and Quadrature Generation FBIN CLK90 CLK180 CLK270 , 16 FBIN CLK90 2 15 CLK180 3 CLK270 S2 S1 S0 Output Clocks FBCLK , Input 2 CLK90 Output Clock output (90° delayed from CLK0). 3 CLK180 Output Clock , ° (CLK0), 90° (CLK90), 180° (CLK180), and 270° (CLK270) are provided, plus one feedback clock (FBCLK). , , FBCLK CLK90 CLK180 CLK270 Figure 1. Phase alignment of input and output clocks (x1 multiplier
Integrated Device Technology
Original
672M-02LF

CLK180

Abstract: ICS672-01 IN FBIN CLK90 CLK180 CLK270 CLKFB S2:S0 3 Control Logic Power Down + Tri-State , Delay Buffer Pin Assignment Output Clock Mode Select Table ICS672-01/02 ICLK CLK90 CLK180 , Name ICLK CLK90 CLK180 CLK270 VDDIO GND S0 S1 S2 VDD CLK0 FBCLK FBIN Type I O O O , to the input clock (ICLK). Phase shifts of 0° (CLK0), 90° (CLK90), 180° (CLK180), and 270° (CLK270 , has a 0° phase shift from ICLK. ICLK CLK0, FBCLK CLK90 CLK180 CLK270 Figure 1. Phase
Integrated Circuit Systems
Original
ICS672M-02I ICS672M-02IT

CLK180

Abstract: ICS672-01 PLL Multiplier and Quadrature Generation IN FBIN CLK90 CLK180 CLK270 CLKFB S2:S0 3 , ICLK 1 16 FBIN CLK90 2 15 FBCLK CLK180 3 14 CLK0 CLK270 4 13 , Descriptions Number 1 2 3 4 5 6, 7, 12 8 9 10 11, 13 14 15 16 Name ICLK CLK90 CLK180 , Phase shifts of 0° (CLK0), 90° (CLK90), 180° (CLK180), and 270° (CLK270) are provided, plus one feedback , CLK0, FBCLK CLK90 CLK180 CLK270 Figure 1. Phase alignment of input and output clocks. (x1
Integrated Circuit Systems
Original

CLK180

Abstract: ICS672-01 2 3 VDDIO IN CLK0 PLL Multiplier and Quadrature Generation FBIN CLK90 CLK180 , 1 x0.5 ICLK 1 16 FBIN CLK90 2 15 CLK180 3 CLK270 Pin , Output Clock output (90° delayed from CLK0). 3 CLK180 Output Clock output (180° delayed from , to the input clock (ICLK). Phase shifts of 0° (CLK0), 90° (CLK90), 180° (CLK180), and 270° (CLK270 , has a 0° phase shift from ICLK. ICLK CLK0, FBCLK CLK90 CLK180 CLK270 Figure 1. Phase
Integrated Circuit Systems
Original
ICS672M-01LF ICS672M-02LF

XAPP259

Abstract: XC2V6000-ff1152 observed when CLK0 and CLK180 (or CLK90 and CLK270) outputs of the DCM (and two BUFGs) are used to clock , 0 1 D0 Q D1 CLK0 CLK180 FF DCM 0 1 D0 Q D1 x259_14_042303 Figure 4 , , when a DCM in source-synchronous mode (and both CLK0 and CLK180 are used for DDR applications) and , . If local clock inversion in the IOB is used as opposed to CLK0 and CLK180, an additional 90 ps , (Tsamp) is 500 ps. Clock Source DCM Data Source CLK0 CLK180 CLKFB FF D Q x259
Xilinx
Original
XAPP259 XC2V6000-ff1152 XAPP268 digital clock XAPP253 XC2V6000-5FF1152 CLKFX/CLKFX180

CLK180

Abstract: ICS672-01 CLK90 CLK180 CLK270 CLKFB S2:S0 3 Control Logic Power Down plus Tri-state External , Mode Select Table ICLK 1 16 FBIN CLK90 2 15 CLK180 3 CLK270 S2 S1 , 3 CLK180 Output Clock output (180° delayed from CLK0). 4 CLK270 Output Clock , to the input clock (ICLK). Phase shifts of 0° (CLK0), 90° (CLK90), 180° (CLK180), and 270° (CLK270 , has a 0° phase shift from ICLK. ICLK CLK0, FBCLK CLK90 CLK180 CLK270 Figure 1. Phase
Integrated Device Technology
Original
199707558G

CLK180

Abstract: ICS672-01 CLK90 CLK180 CLK270 CLKFB S2:S0 3 Control Logic Power Down plus Tri-state External , Mode Select Table ICLK 1 16 FBIN CLK90 2 15 CLK180 3 CLK270 S2 S1 , 3 CLK180 Output Clock output (180° delayed from CLK0). 4 CLK270 Output Clock , to the input clock (ICLK). Phase shifts of 0° (CLK0), 90° (CLK90), 180° (CLK180), and 270° (CLK270 , has a 0° phase shift from ICLK. ICLK CLK0, FBCLK CLK90 CLK180 CLK270 Figure 1. Phase
Integrated Device Technology
Original
Abstract: VDD GND VDDIO 2 IN PLL Multiplier and Quadrature Generation 3 CLK0 CLK90 CLK180 CLK270 CLKFB , BUFFER Pin Assignment ICLK CLK90 CLK180 CLK270 VDDIO GND GND S0 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 , .5 Pin Descriptions Pin Number 1 2 3 4 5 6, 7, 12 8 9 10 11, 13 14 15 16 Pin Name ICLK CLK90 CLK180 , shifts of 0° (CLK0), 90° (CLK90), 180° (CLK180), and 270° (CLK270) are provided, plus one feedback clock , CLK90 CLK180 CLK270 Figure 1. Phase alignment of input and output clocks (x1 multiplier) ICLK CLK0 Integrated Circuit Systems
Original

MT47H16M16FG

Abstract: XAPP678 the memory initialization command. clk0 clk180 user_config_reg1[14:0] config_data , asserting the init_val signal. The init_val signal is asserted on a rising edge of clk180. 4. After , on a rising edge of clk180. Users should wait for this signal before proceeding to the next step , . clk0 clk180 clk90 1 user_command_reg[3:0] 6 wrt cmd 2 7 user_cmd_ack 4 , user_cmd_ack signal on a rising edge of clk180. 3. The first user_input_address should be placed along with
Xilinx
Original
XAPP549 XAPP678 XAPP688 MT47H16M16FG-37E MT47H16M16FG MT47H16M16FG-37E IT XAPP678C 2/256M
Showing first 20 results.