NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

C5131A

Catalog Datasheet Results Type PDF Document Tags
Abstract: AT89STK05 AT89STK05 board with in chip AT89C5130A AT89C5130A or C5131A ISP mode set up. 1.5 USB Autolaunch USB ... Original
datasheet

4 pages,
39.52 Kb

USB vip ATMEL PRODUCT GUIDE AT89C5131A AT89C5130A AT89C5122D datasheet abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) ­ Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash EEPROM In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 3-KbyteFlash EEPROM for Bootloader ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 1-Kbyte EEPROM Data ( ­ ... Original
datasheet

187 pages,
1523.27 Kb

package drawing 182 at89c5131 parallel programmer 80C52X2 PLCC52 VQFP64 QFN32 80C52X2 abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) ­ Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash EEPROM In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 3-KbyteFlash EEPROM for Bootloader ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 1-Kbyte EEPROM Data ( ­ ... Original
datasheet

188 pages,
1348.56 Kb

at89c5131 parallel programmer 80C52X2 PLCC52 VQFP64 QFN32 80C52X2 abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) · · · · · · · · · · · · · · · · · · ­ Maximum Core Frequency 48 MHz in X1 Mode, 24MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 4-Kbyte EEPROM for Bootloader (3-Kbyte) and Data (1-Kbyte) ­ B ... Original
datasheet

184 pages,
1219.46 Kb

VQFP64 QFN32 PLCC52 AT89C5131A-M AT89C5131 80C52X2 80C52 80C51 AT89C5130A-M 80C52X2 abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) · · · · · · · · · · · · · · · · · · · ­ Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash EEPROM In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 3-KbyteFlash EEPROM for Bootloader ­ Byte and Page ... Original
datasheet

185 pages,
1273.02 Kb

PLCC52 VQFP64 USB matrix keyboard controller usb eeprom programmer schematic SSB Receiver SCK 202 R5 QFN32 AT89C5131 UCAP ELS 300 E-T 3 x 4 keypad to 7 segment decoder uep 49 80C52X2 CPU instruction set atmel bootloader C51 80C52X2 PLCC52 80C52X2 abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) · · · · · · · · · · · · · · · · · · · ­ Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash EEPROM In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 3-KbyteFlash EEPROM for Bootloader ­ Byte and Page ... Original
datasheet

186 pages,
1328.92 Kb

VQFP64 80C52 at89c5131 parallel programmer 80C51 AT89C5131A-M PLCC52 QFN32 80C52X2 AT89C5131 UCAP AT89C5130A-M 80C52X2 abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) · · · · · · · · · · · · · · · · · · ­ Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 4-Kbyte EEPROM for Bootloader (3-Kbyte) and Data (1-Kbyte) ­ ... Original
datasheet

187 pages,
1278.55 Kb

VQFP64 QFN32 PLCC52 AT89C5131A-M at89c5131 parallel programmer AT89C5130A-M 80C52X2 80C52 80C51 80C52X2 abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) · · · · · · · · · · · · · · · · · · ­ Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 4-Kbyte EEPROM for Bootloader (3-Kbyte) and Data (1-Kbyte) ­ ... Original
datasheet

188 pages,
1422.2 Kb

VQFP64 80C51 80C52 80C52X2 AT89C5130A-M AT89C5131 at89c5131 parallel programmer 32Kx8Flash AT89C5131A AT89C5131A-M PLCC52 QFN32 usb eeprom programmer schematic 80C52X2 CPU instruction set 80C52X2 abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) · · · · · · · · · · · · · · · · · · · ­ Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash EEPROM In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 3-KbyteFlash EEPROM for Bootloader ­ Byte and Page ... Original
datasheet

187 pages,
1544.42 Kb

VQFP64 80C52 80C52X2 AT89C5130A-M AT89C5131 at89c5131 parallel programmer AT89C5131A-M atmel 80C52X2 PLCC52 QFN32 80C51 80C52X2 abstract
datasheet frame
Abstract: Features · 80C52X2 80C52X2 Core (6 Clocks per Instruction) · · · · · · · · · · · · · · · · · · · ­ Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode ­ Dual Data Pointer ­ Full-duplex Enhanced UART (EUART) ­ Three 16-bit Timer/Counters: T0, T1 and T2 ­ 256 Bytes of Scratchpad RAM 16/32-Kbyte On-chip Flash EEPROM In-System Programming through USB ­ Byte and Page (128 bytes) Erase and Write ­ 100k Write Cycles 3-KbyteFlash EEPROM for Bootloader ­ Byte and ... Original
datasheet

188 pages,
1417.86 Kb

80C51 80C52 80C52X2 80c52x2- AT89C5130 AT89C5130A-M at89c5131 parallel programmer AT89C5131 UCAP AT89C5131A-M PLCC52 QFN32 VQFP64 AT89C5130A watch dog timer of 8051 80C52X2 abstract
datasheet frame