500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
OMAP1610 Texas Instruments Applications Processor visit Texas Instruments
OMAP1611 Texas Instruments Applications Processor visit Texas Instruments
OMAP310 Texas Instruments Applications Processor visit Texas Instruments
TW2815-TA1-GR Intersil Corporation 4 Channel Video Decoders and Audio Codec For Security Applications; TQFP100; Temp Range: 0° to 70° visit Intersil Buy
TW2867-QLC1-CR Intersil Corporation 4-Channel Video Decoders and Audio Codecs for Security Applications; LQFP128; Temp Range: -40° to 85°C visit Intersil Buy
TW2866-LC1-CR Intersil Corporation 4-Channel Video Decoders and Audio Codecs and Video Encoder For Security Application; LQFP128; Temp Range: -40° to 85°C visit Intersil Buy
TW2826-LA2-CR Intersil Corporation 16 Channel Record Multiplexer for Security Applications; LQFP144; Temp Range: -40° to 85°C visit Intersil Buy
OMAP1510 Texas Instruments Applications Processor for 2.5G and 3G visit Texas Instruments
TW9984AT-NA1-GE Intersil Corporation 4-Channel Video Decoder and Video Encoder for Automotive Applications; WFQFN68; Temp Range: -40° to 105°C visit Intersil Buy
TW9984AT-NA1-GET Intersil Corporation 4-Channel Video Decoder and Video Encoder for Automotive Applications; WFQFN68; Temp Range: -40° to 105°C visit Intersil
XOMAP3503CCUS Texas Instruments Applications Processor 423-FCBGA visit Texas Instruments
XOMAP3515CCUS Texas Instruments Applications Processor 423-FCBGA visit Texas Instruments

Applications of "XOR Gate"

Catalog Datasheet MFG & Type PDF Document Tags

7486 XOR GATE pin configuration

Abstract: hermetic standard package Applications ï'· Well logging, ï'· Automotive, Aeronautics & , OUT2 6 9 IN3 B VSS 7 8 OUT3 3 OUT1 Output of the XOR gate number 1 IN2 A Input A of the XOR gate number 2 5 IN2 B Input B of the XOR gate number 2 OUT2 Output of the XOR gate number 2 7 VSS Circuit core ground terminal. OUT3 Output of the XOR gate number 3 9 IN3 B Input B of the XOR gate number 3 IN3 A Input A of the XOR gate
CISSOID
Original

XNOR GATE application

Abstract: Applications of "XOR Gate" HMC725LC3C v00.0808 13 Gbps, FAST RISE TIME XOR / XNOR GATE Typical Applications The HMC725LC3C is ideal for: · RF ATE Applications Features Inputs Terminated Internally in 50 Ohms , function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 , either AC or DC coupled. The differential outputs of the HMC725LC3C may be either AC or DC coupled , [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215
Hittite Microwave
Original
XNOR GATE application Applications of "XOR Gate" xnor circuit xnor XNOR GATE

XNOR GATE application

Abstract: XNOR GATE HMC725LC3C v01.1208 13 Gbps, FAST RISE TIME XOR / XNOR GATE Typical Applications The , Internally in 50 Ohms · RF ATE Applications 7 Features Propagation Delay: 105 ps Single Supply , HMC725LC3C is a XOR/XNOR gate function designed to support data transmission rates of up to 13 Gbps, and , to ground on-chip, and maybe either AC or DC coupled. The differential outputs of the HMC725LC3C , simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output DC
Hittite Microwave
Original
6_ INPUT XOR GATE N4903 for 3 input xor gate xor logic table gate xnor N4903A

Applications of "XOR Gate"

Abstract: comparator using 2 xor gates Input Frequency A simple circuit consisting of a comparator and an exclusive-OR gate is sufficient to double the frequency of a reference signal. The versatile phase-locked loop (PLL) allows multiplication of a reference frequency with an operating frequency that ranges from "DC to daylight." A PLL is overkill for some applications, however, especially if the input frequency needs only to be doubled. For , input of an exclusive-OR gate (XOR gate U2) as well as the input to a delay circuit. Consisting of R1
Maxim Integrated Products
Original
MAX9010 AN3327 APP3327 comparator using 2 xor gates Frequency Doubler 30Mhz IC of XOR GATE gate xor

XNOR GATE application

Abstract: XNOR GATE HMC725LC3C v02.1209 13 Gbps, FAST RISE TIME XOR / XNOR GATE Typical Applications The , Internally in 50 Ohms · RF ATE Applications 3 Features Propagation Delay: 105 ps Single Supply , HMC725LC3C is a XOR/XNOR gate function designed to support data transmission rates of up to 13 Gbps, and , to ground on-chip, and maybe either AC or DC coupled. The differential outputs of the HMC725LC3C , ] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input
Hittite Microwave
Original

XNOR GATE

Abstract: XNOR GATE application HMC725LC3C v02.1209 13 Gbps, FAST RISE TIME XOR / XNOR GATE Typical Applications The HMC725LC3C is ideal for: · RF ATE Applications Features Inputs Terminated Internally in 50 Ohms , function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 , either AC or DC coupled. The differential outputs of the HMC725LC3C may be either AC or DC coupled , [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215
Hittite Microwave
Original
Abstract: Typical Applications The HMC721LP3E is ideal for: Differential or Single-Ended Operation â'¢ RF ATE Applications Fast Rise and Fall Times: 19 / 18 ps â'¢ Broadband Test & Measurement Low Power , Description The HMC721LP3E is a XOR/XNOR gate function designed to support data transmission rates of up to , ] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input , peak reflow temperature of 235 °C [2] Max peak reflow temperature of 260 °C [3] 4-Digit lot number Hittite Microwave
Original
Abstract: Applications The HMC851LC3C is ideal for: HIGH SPEED LOGIC - SMT Inputs Terminated Internally in 50 Ohms â'¢ RF ATE Applications 3 Features Differential & Singe-Ended Operation â'¢ Broadband Test , transmission rates of up to 28 Gbps, and clock frequencies as high as 28 GHz. The HMC851LC3C also features an , DC coupled. The differential outputs of the HMC851LC3C may be either AC or DC coupled. Outputs can , ps [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 28 Gbps Hittite Microwave
Original
Abstract: Features The HMC721LC3C is ideal for: HIGH SPEED LOGIC - SMT Typical Applications Inputs , '¢ RF ATE Applications Fast Rise and Fall Times: 19 / 18 ps â'¢ Broadband Test & Measurement , rates of up to 14 Gbps, and clock frequencies as high as 14 GHz. All differential inputs to the , [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 , Rating MSL3 [1] Package Marking [2] H721 XXXX [1] Max peak reflow temperature of 260 °C [2 Hittite Microwave
Original

XNOR GATE application

Abstract: N4903A Typical Applications The HMC721LC3C is ideal for: Differential & Singe-Ended Operation · Broadband , Inputs Terminated Internally in 50 Ohms · RF ATE Applications 3 Features Programmable , gate function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as , Ohms to ground on-chip, and may be either AC or DC coupled. The differential outputs of the , measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output [1] [2] 3 tr
Hittite Microwave
Original
Abstract: HMC851LC3C is ideal for: HIGH SPEED LOGIC - SMT Typical Applications Inputs Terminated Internally in 50 Ohms â'¢ RF ATE Applications Differential & Singe-Ended Operation â'¢ Broadband Test & , rates of up to 28 Gbps, and clock frequencies as high as 28 GHz. The HMC851LC3C also features an , DC coupled. The differential outputs of the HMC851LC3C may be either AC or DC coupled. Outputs can , 102 ps [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV Hittite Microwave
Original

J4 Package

Abstract: POSITIVE SUPPLY Typical Applications The HMC745LC3C is ideal for: · RF ATE Applications Features , gate function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as , ] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input , J5 J6 J7 J8 J9 Description AN AP BP BN DN DP GND VR Vcc List of Materials for Evaluation PCB , package base should be connected to GND. A sufficient number of via holes should be used to connect the
Hittite Microwave
Original
J4 Package

XNOR GATE application

Abstract: HMC745LC3C POSITIVE SUPPLY Typical Applications The HMC745LC3C is ideal for: Differential & Singe-Ended Operation , SPEED LOGIC - SMT Inputs Terminated Internally in 50 Ohms · RF ATE Applications 3 Features , is a XOR/XNOR gate function designed to support data transmission rates of up to 13 Gbps, and clock , measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output [1] [2] 3 3 , J9 Vcc List of Materials for Evaluation PCB 122517 [1] Item Description J1 - J6 PCB
Hittite Microwave
Original
Abstract: Applications The HMC851LC3C is ideal for: HIGH SPEED LOGIC - SMT Inputs Terminated Internally in 50 Ohms â'¢ RF ATE Applications 3 Features Differential & Singe-Ended Operation â'¢ Broadband Test , transmission rates of up to 28 Gbps, and clock frequencies as high as 28 GHz. The HMC851LC3C also features an , DC coupled. The differential outputs of the HMC851LC3C may be either AC or DC coupled. Outputs can , Jitter, Jd [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 28 Hittite Microwave
Original

hex buffer

Abstract: V This allows a wide range of applications including 5V legacy systems. ï'§ Noise rejection circuitry All of the devices in this release include a small amount of input hysteresis making less , NPA Number 021 January 2013 New Product Announcement Announcement LOGIC Advanced and High Speed CMOS Logic Families added to Logic Portfolio Description Four families of parts including: 74HC -High speed CMOS ï'§ 2.0 V to 6.0 V ï'§ 4 mA drive capability ï'§ 9 ns typical propagation
Diodes
Original
hex buffer 74HCT 74AHC 74AHCT S0-14 TSSOP-14 74HC/HCT
Abstract: HMC725LC3C v03.1010 14 Gbps, FAST RISE TIME XOR / XNOR GATE Typical Applications The HMC725LC3C is ideal for: Differential or Single-Ended Operation â'¢ RF ATE Applications Fast Rise , data transmission rates of up to 14 Gbps, and clock frequencies as high as 14 GHz. All differential , jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a , SPEED LOGIC - SMT 3 List of Materials for Evaluation PCB 122520 [1] Item Description J1 - Hittite Microwave
Original
Abstract: OUTPUT VOLTAGE & POSITIVE SUPPLY Typical Applications The HMC745LC3C is ideal for: Features Inputs , SMT · RF ATE Applications · Broadband Test & Measurement · Serial Data Transmission up to 13 Gbps · , /XNOR gate function designed to support data transmission rates of up to 13 Gbps, and clock frequencies , ] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input , Vcc List of Materials for Evaluation PCB 122517 [1] Item J1 - J6 J7 - J9 JP1 C1, C2 C3 - C5 R2 U1 Hittite Microwave
Original

XNOR GATE application

Abstract: mm 2 Typical Applications The HMC725LC3C is ideal for: · 16 G Fiber Channel 3 HIGH SPEED LOGIC - SMT · RF ATE Applications · Broadband Test & Measurement · Serial Data Transmission up to 14 , is a XOR/XNOR gate function designed to support data transmission rates of up to 14 Gbps, and clock , ] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input , Evaluation PCB 3 HIGH SPEED LOGIC - SMT List of Materials for Evaluation PCB 122520 [1] Item J1 - J6 J7
Hittite Microwave
Original
Abstract: ideal for: HIGH SPEED LOGIC - SMT Typical Applications Inputs Terminated Internally to 50 Ohms â'¢ 16 G Fiber Channel Differential or Single-Ended Operation â'¢ RF ATE Applications Fast , transmission rates of up to 14 Gbps, and clock frequencies as high as 14 GHz. All differential inputs to the , calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended , of 260 °C [2] 4-Digit lot number XXXX 5 For price, delivery and to place orders: Hittite Hittite Microwave
Original

XNOR GATE application

Abstract: OBSOLETE PRODUCT v02.1209 HMC671LC3C 13 Gbps, XOR / XNOR GATE Typical Applications The , SMT Package: 9mm 2 HIGH SPEED LOGIC - SMT · RF ATE Applications · Broadband Test & Measurement · , rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. All input signals to the HMC671LC3C are terminated with 50 Ohms to ground on-chip, and maybe either AC or DC coupled. The differential outputs of the , ] Upper limit of random jitter, JR, determined by measuring and integrating output phase noise with a
Hittite Microwave
Original
Abstract: POSITIVE SUPPLY Typical Applications The HMC745LC3C is ideal for: · RF ATE Applications Features , gate function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as , simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output DC , Item J1 J2 J3 J4 J5 J6 J7 J8 J9 Description AN AP BP BN DN DP GND VR Vcc List of Materials for , package base should be connected to GND. A sufficient number of via holes should be used to connect the Hittite Microwave
Original
Abstract: Typical Applications The HMC721LP3E is ideal for: · 16 G Fiber Channel Features Inputs Terminated , ATE Applications · Broadband Test & Measurement · Serial Data Transmission up to 14 Gbps · Digital , gate function designed to support data transmission rates of up to 14 Gbps, and clock frequencies as , LOGIC - SMT [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV , Rating MSL1 [2] Package Marking [3] 721 XXXX [1] Max peak reflow temperature of 235 °C [2] Max Hittite Microwave
Original
Abstract: POSITIVE SUPPLY Typical Applications The HMC745LC3 is ideal for: Differential & Singe-Ended Operation , HIGH SPEED LOGIC - SMT Inputs Terminated Internally in 50 Ohms â'¢ RF ATE Applications 3 , Description The HMC745LC3 is a XOR/XNOR gate function designed to support data transmission rates of up to , measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output [1][2] 3 3 , J7 GND J8 VR J9 Vcc List of Materials for Evaluation PCB 122517 [1] Item Hittite Microwave
Original

XNOR GATE application

Abstract: XNOR GATE Typical Applications The HMC721LP3E is ideal for: Differential & Singe-Ended Operation · Broadband , Inputs Terminated Internally in 50 Ohms · RF ATE Applications 3 Features Programmable , function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as , Ohms to ground on-chip, and may be either AC or DC coupled. The differential outputs of the , measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output [1] [2] 3 tr
Hittite Microwave
Original
pin diagram of xor AP 1100 R1

XNOR GATE

Abstract: for 3 input xor gate Applications The HMC851LC3C is ideal for: HIGH SPEED LOGIC - SMT Inputs Terminated Internally in 50 Ohms · RF ATE Applications 3 Features Differential & Singe-Ended Operation · Broadband Test & , rates of up to 28 Gbps, and clock frequencies as high as 28 GHz. The HMC851LC3C also features an , DC coupled. The differential outputs of the HMC851LC3C may be either AC or DC coupled. Outputs can , , Jd [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 28 Gbps
Hittite Microwave
Original

XNOR GATE

Abstract: XNOR GATE application Typical Applications The HMC721LC3C is ideal for: Differential & Singe-Ended Operation · Broadband , Inputs Terminated Internally in 50 Ohms · RF ATE Applications 7 Features Programmable , /XNOR gate function designed to support data transmission rates of up to 13 Gbps, and clock , terminated with 50 Ohms to ground on-chip, and may be either AC or DC coupled. The differential outputs of , [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215
Hittite Microwave
Original
Abstract: Typical Applications The HMC721LC3C is ideal for: · RF ATE Applications Features Inputs Terminated , data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. The HMC721LC3C also , either AC or DC coupled. The differential outputs of the HMC721LC3C may be either AC or DC coupled , ] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input , J5 J6 J7 J8 J9 Description AN AP BP BN DN DP Vee VR GND List of Materials for Evaluation PCB Hittite Microwave
Original

AP 1100 R1

Abstract: XNOR GATE application HMC671LC3C v00.1207 13 Gbps, XOR / XNOR Gate Typical Applications The HMC671LC3C is ideal for: · RF ATE Applications · Broadband Test & Measurement · Serial Data Transmission up to 13 Gbps · , function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 , either AC or DC coupled. The differential outputs of the HMC671LC3C may be either AC or DC coupled , Units ps dB dB ps rms ps, pp ps [1] Upper limit of random jitter, JR, determined by measuring and
Hittite Microwave
Original
J12-J14
Abstract: Typical Applications The HMC721LC3C is ideal for: · RF ATE Applications Features Inputs Terminated , data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. The HMC721LC3C also , either AC or DC coupled. The differential outputs of the HMC721LC3C may be either AC or DC coupled , ] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input , J6 J7 J8 J9 Description AN AP BP BN DN DP Vee VR GND List of Materials for Evaluation PCB Hittite Microwave
Original
Abstract: POSITIVE SUPPLY Features The HMC745LC3 is ideal for: HIGH SPEED LOGIC - SMT Typical Applications Inputs Terminated Internally in 50 Ohms â'¢ RF ATE Applications Differential & Singe-Ended , HMC745LC3 is a XOR/XNOR gate function designed to support data transmission rates of up to 13 Gbps, and , simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output DC , ] Max peak reflow temperature of 260 °C [2] 4-Digit lot number XXXX 5 For price, delivery and to Hittite Microwave
Original
Abstract: Typical Applications The HMC721LC3C is ideal for: Differential or Single-Ended Operation â'¢ RF ATE Applications Fast Rise and Fall Times: 19 / 18 ps â'¢ Broadband Test & Measurement Low Power , rates of up to 14 Gbps, and clock frequencies as high as 14 GHz. All differential inputs to the , ] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input , / PROGRAMMABLE OUTPUT VOLTAGE Evaluation PCB HIGH SPEED LOGIC - SMT 3 List of Materials for Evaluation Hittite Microwave
Original

for 3 input xor gate

Abstract: N4903 POSITIVE SUPPLY Typical Applications The HMC745LC3 is ideal for: Differential & Singe-Ended Operation , SPEED LOGIC - SMT Inputs Terminated Internally in 50 Ohms · RF ATE Applications 3 Features , HMC745LC3 is a XOR/XNOR gate function designed to support data transmission rates of up to 13 Gbps, and , measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output [1][2] 3 3 , J7 GND J8 VR J9 Vcc List of Materials for Evaluation PCB 122517 [1] Item
Hittite Microwave
Original

N4903A

Abstract: Typical Applications The HMC721LP3E is ideal for: Differential & Singe-Ended Operation · Broadband , Inputs Terminated Internally in 50 Ohms · RF ATE Applications 3 Features Programmable , function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as , Ohms to ground on-chip, and may be either AC or DC coupled. The differential outputs of the , [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215
Hittite Microwave
Original
Abstract: POSITIVE SUPPLY Typical Applications The HMC745LC3C is ideal for: · RF ATE Applications Features , gate function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as , simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a single-ended output DC , Item J1 J2 J3 J4 J5 J6 J7 J8 J9 Description AN AP BP BN DN DP GND VR Vcc List of Materials for , . The exposed package base should be connected to GND. A sufficient number of via holes should be used Hittite Microwave
Original

XNOR GATE application

Abstract: HMC671LC3C HMC671LC3C v00.1207 13 Gbps, XOR / XNOR Gate Typical Applications The HMC671LC3C is ideal for: · RF ATE Applications Features Inputs Terminated Internally in 50 Ohms Differential & , The HMC671LC3C is a XOR/XNOR gate function designed to support data transmission rates of up to 13 , 50 Ohms to ground on-chip, and maybe either AC or DC coupled. The differential outputs of the , Units ps dB dB ps rms ps, pp ps 7 HIGH SPEED LOGIC - SMT 7 - 11 [1] Upper limit of random jitter
Hittite Microwave
Original

XNOR GATE application

Abstract: XNOR GATE HMC671LC3C v02.1209 13 Gbps, XOR / XNOR Gate Typical Applications The HMC671LC3C is ideal , · RF ATE Applications 7 Features Programmable Differential Output Voltage Swing: 400 - , data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. All input signals , . The differential outputs of the HMC671LC3C may be either AC or DC coupled. Outputs can be connected , Delay, td ps [1] Upper limit of random jitter, JR, determined by measuring and integrating output
Hittite Microwave
Original
circuit diagram 1209 circuit diagram of alpha 400 power supply alpha 400 base pcb diagram XNOR DATASHEET N4901B

XNOR GATE

Abstract: XNOR GATE application HMC671LC3C v01.1208 13 Gbps, XOR / XNOR Gate Typical Applications The HMC671LC3C is ideal , · RF ATE Applications 7 Features Programmable Differential Output Voltage Swing: 400 - , data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. All input signals , . The differential outputs of the HMC671LC3C may be either AC or DC coupled. Outputs can be connected , Delay, td ps [1] Upper limit of random jitter, JR, determined by measuring and integrating output
Hittite Microwave
Original
data sheet for 3 input xor gate

DM4011

Abstract: "XOR Gate" voltage, fast rise and fall times, and excellent eye diagram at data rates up to 12.5 Gb/s. Applications , OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. Specifications are based on most current or latest revision , operation of the device at these or any other conditions above those indicated in the operational section of this document is not implied. Exposure to absolute maximum rating conditions for extended
Digimimic
Original
DM4011 IC 4011 DATA SHEET IC 4011 DELL power supply diagram 4011 IC data sheet

XNOR GATE

Abstract: XNOR GATE application POSITIVE SUPPLY Typical Applications The HMC745LC3C is ideal for: Differential & Singe-Ended Operation , SPEED LOGIC - SMT Inputs Terminated Internally in 50 Ohms · RF ATE Applications 7 Features , is a XOR/XNOR gate function designed to support data transmission rates of up to 13 Gbps, and clock , jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215 -1 PRBS input, and a , DP J7 GND J8 VR J9 Vcc List of Materials for Evaluation PCB 122517 [1] Item
Hittite Microwave
Original

XNOR GATE

Abstract: Typical Applications The HMC721LC3C is ideal for: · 16 G Fiber Channel Features Inputs Terminated , · RF ATE Applications · Broadband Test & Measurement · Serial Data Transmission up to 14 Gbps · , /XNOR gate function designed to support data transmission rates of up to 14 Gbps, and clock frequencies , LOGIC - SMT [1] Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV , of Materials for Evaluation PCB 118777 [1] Item J1 - J6 J7 - J9 JP1 C1, C2 C3, C4 R1 U1 PCB [2
Hittite Microwave
Original
Abstract: POSITIVE SUPPLY Typical Applications The HMC745LC3 is ideal for: Differential & Singe-Ended Operation , HIGH SPEED LOGIC - SMT Inputs Terminated Internally in 50 Ohms â'¢ RF ATE Applications 3 , Description The HMC745LC3 is a XOR/XNOR gate function designed to support data transmission rates of up to , HIGH SPEED LOGIC - SMT [1] Deterministic jitter calculated by simultaneously measuring the jitter of , J3 BP J4 BN J5 DN J6 DP J7 GND J8 VR J9 Vcc List of Hittite Microwave
Original

TC7SH32FU

Abstract: SOT-353 for CMOS applications operating between 3.0 and 5.5 volts. ï'§ AHCT A small amount of hysteresis , is the Advanced High Speed CMOS series of single gate logic devices operate from 2.0 to 5.5V. 74AHCT1Gxx is the TTL compatible family designed to operates over a supply voltage range of 4.5 V to 5.5V , '§ Single Gate Logic Choices Diodes is developing a wide array of products that are now available in AHC, AHCT, AUP, LVC, and LVCE families giving the product designer confidence that a new reliable source of
Diodes
Original
74AHCT1G14GW TC7SH32FU SOT-353 AHCT 74AHCT1G 74AHC1G 74AHCT1G08W5-7 TC7SET08F SN74AHCT1G08DBV 74AHCT1G08GV

SN74LVC86

Abstract: SN74LVC86APWR parameters of each product is not necessarily performed. TI assumes no liability for applications assistance , ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal , out of the use of TI products in such safety-critical applications. TI products are neither designed , . Home Audio Amplifiers ABSTRACT Many of the Texas Instruments power stages support either 1N (a , formats. Many of the TI modulators can supply either 1N or a 2N power stage input format; however, some
Texas Instruments
Original
TAS5086 TAS5261 SN74LVC86 SN74LVC86APWR TAS5086DBT VREG-30 SLOA131

Applications of "XOR Gate"

Abstract: what is the drawback of operating system output of the XOR Applications Circuit Design Figure 1 - Basic Flancter. There are a few , won't be clocked simultaneously (or within each other's setup and hold time windows). Applications of , gets the value of Q1, causing OUT to go low. So What's Wrong With It? There are many applications of , Applications Circuit Design The "Flancter" How to set a status flag in one clock domain , Weinstein Senior Member of Technical Staff, Memec Design Services There are times when it's important to
Xilinx
Original
what is the drawback of operating system

TC7SZ08FU

Abstract: 74LVC2G14GW power down isolation of sub-systems. The single gate and dual gate LVC offering from Diodes now covers a majority of applications. 74LVC Single and Dual Gate Logic Diodes Single And Dual Gate LVC , . This is a natural extension of our expertise in manufacturing low pin count high volume products , with itâ'™s wide voltage range is one of the most popular in the industry. Single and dual gate logic finds application niches in nearly one half of all electronic systems and is used for
Diodes
Original
74LVC2G34W6-7 TC7SZ08FU 74LVC2G14GW DFN1010 DFN1010- DFN1410- SN74LVC2G17DCKR 74LVC2G17GW 74LVC2G17W6-7

XOR schmitt trigger

Abstract: ² Schmitt trigger inputs. â² Compatible with NAN, NOR, XOR, INVERTER functions of the standard 54HC , corresponding logic function of the other left-aligned 14 pins. Available functions are 2-input NAND, NOR, EXOR , dies. APPLICATIONS PRODUCT HIGHLIGHT IN â² Reliability-critical, Automotive, Aeronautics & , 1 of 7 CONFIDENTIAL www.x-relsemi.com XTR54000 ABSOLUTE MAXIMUM RATINGS -0.5 to 6V , . These are stress ratings only and functionality of the device at these or any other condition beyond
X-REL Semiconductor
Original
XOR schmitt trigger DS-00443-13

"XOR Gate"

Abstract: EPM3128A and pending applications, maskwork rights, and copyrights. Altera warrants performance of its , source/sink more than 300 A of current per pin. There are two different power sequence situations where , current of up to 45 mA) until VCCINT ramps. (1) Workarounds (2) 1. Ramp VCCINT before VCCIO ramps , it is maintained for an extended period of time. If the source/sink current is not a concern in the , says these pins should be tri-stated during power-up and should not source or sink more than 300 A of
Altera
Original
EPM3128A EPM3256A EPM3512A EPM7128AE EPM7256AE 7000AE 7000B 7000E 7000S

SOT-353

Abstract: inputs. ï'§ Rejects noisy signals ï'§ Tolerant of Slow rise/fall times ï'§ Hysteresis typically 250 mV , suited for battery driven, handheld applications such as cell phones, tablets, E-readers, games, cameras, music players, netbooks, and notebooks. . ï'§ Noise rejection circuitry All of the devices in this release include a small amount of input hysteresis making less susceptible to problems from slow rising
Diodes
Original
74AUP1G DFN1410 74AUP1G17FZ4-7 SN74AUP1G17DRYR 74AUP1G17GM 74AUP1G17FW4-7

4 bit pn sequence generator

Abstract: pn sequence generator applications like CDMA. Scrambler/Descrambler A scrambler/descrambler limits the DC component of a digital , ® 10K and FLEX 8000 device architectures Applications ­ Encryption/decryption ­ Direct sequence , ) megafunction is based on linear XOR or XNOR feedback logic in which the initial value of the shift register , for applications in digital signal processing (DSP) and wireless telecommunication systems. Figure 1 shows a block diagram of the LFSR megafunction. Figure 1. LFSR Megafunction Block Diagram LFSR
Altera
Original
4 bit pn sequence generator pn sequence generator direct sequence spread spectrum LFSR 3 bit pn sequence generator code 4 bit LFSR

HLP5

Abstract: G5108 , Vitesse offers a suite of proprietary tools which greatly enhance the ASIC design process. Applications , , telecommunications and ATE/instrumentation applications. DCFL Sea of Gates (SOG) Section The majority of the SCFX , applications without the written consent of the appropriate Vit esse officer is prohibited. G51085-0, Rev , Applications. 2.5 GHz Performance. · Ideal for Serialization/Deserialization · 5,000-18,500 Usable Gates · Combination of High Speed SCFL and Low Power DCFL Cells · Flexible Allocation of SCFL Resources · Embedded
-
OCR Scan
HLP5 G5108 OAI221 OA41 full adder using x-OR and NAND gate STS-3/STS-12

IC of XOR GATE

Abstract: MPC500 Overview The DC Motor ­ XOR version (DCmXor) TPU function is a version of the DC Motor (DCm) function , to an XOR gate whos output is the required PWM signal. See Figure 1. An advantage of this solution is that the full range (0% to 100%) of PWM duty-cycle ratios is available. There is no MPW (minimum , disadvantage is that the number of assigned TPU channels is doubled. 50% PWM PWM period PWM period , Figure 1. Functionality of XOR version ­ illustration © Motorola, Inc., 2003 For More Information
Motorola
Original
MPC500 resolver motor datasheet AN2525/D

PAL32VX10

Abstract: , S-R, T or D types for efficient use of product terms 10 input/output macrocells for flexibility , -mil SKINNYDIP® or PLCC packages Pin-compatible superset of PAL22V10 GENERAL DESCRIPTION The PAL32VX10/A , . Each flip-flop can be programm ed to be either a J-K, S-R, T, or D-type for optim al design of state ma , when regis ter feedback is present, and allows implementation of buried flip-flops while preserving the , offering a powerful, space-saving alternative to SSI/MSI logic devices, while providing the advantage of
-
OCR Scan
PAL32VX10

IC of XOR GATE

Abstract: dcmx Overview The DC Motor ­ XOR version (DCmXor) TPU function is a version of the DC Motor (DCm) function , to an XOR gate whos output is the required PWM signal. See Figure 1. An advantage of this solution is that the full range (0% to 100%) of PWM duty-cycle ratios is available. There is no MPW (minimum , disadvantage is that the number of assigned TPU channels is doubled. 50% PWM PWM period PWM period , Figure 1. Functionality of XOR version ­ illustration © Freescale Semiconductor, Inc., 2004. All
Freescale Semiconductor
Original
dcmx resolver motor

SPACE VECTOR MODULATION

Abstract: AN2533 XOR version (svmStd3Xor) is a version of the Standard Space Vector Modulation ­ 3 output version , are connected to an XOR gate whos output is the required PWM signal. See Figure 1. An advantage of this solution is the full range 0% to 100% of PWM duty-cycle ratios. There is no MPW (minimum pulse , disadvantage is that the number of assigned TPU channels is doubled. A1 XOR A2 B1 XOR B2 C1 XOR C2 Figure 1. Functionality of XOR version ­ illustration The function set consists of 5 TPU
Motorola
Original
SPACE VECTOR MODULATION AN2533 AN2533/D

MPC500

Abstract: function is a version of the DC Motor with Dead-Time Correction (DCmDt) function that uses two TPU , output is the required PWM signal. See Figure 1. An advantage of this solution is that the full range (0% to 100%) of PWM duty-cycle ratios is available. There is no MPW (minimum pulse width) parameter , number of assigned TPU channels is doubled. Positive current 50% PWM PWM period PWM period , _2 motor voltage Figure 1. Functionality of XOR version ­ illustration © Freescale Semiconductor
Freescale Semiconductor
Original
AN2527/D

SPACE VECTOR MODULATION

Abstract: MPC500 XOR version (svmStd3Xor) is a version of the Standard Space Vector Modulation ­ 3 output version , are connected to an XOR gate whos output is the required PWM signal. See Figure 1. An advantage of this solution is the full range 0% to 100% of PWM duty-cycle ratios. There is no MPW (minimum pulse , disadvantage is that the number of assigned TPU channels is doubled. A1 XOR A2 B1 XOR B2 C1 XOR C2 Figure 1. Functionality of XOR version ­ illustration The function set consists of 5 TPU
Freescale Semiconductor
Original
space-vector PWM

139U

Abstract: MPC500 function is a version of the DC Motor with Dead-Time Correction (DCmDt) function that uses two TPU , output is the required PWM signal. See Figure 1. An advantage of this solution is that the full range (0% to 100%) of PWM duty-cycle ratios is available. There is no MPW (minimum pulse width) parameter , number of assigned TPU channels is doubled. Positive current 50% PWM PWM period PWM period , _2 motor voltage Figure 1. Functionality of XOR version ­ illustration © Motorola, Inc., 2003 For
Motorola
Original
139U motorola motor control application note MOTOROLA Motor Control Function Library

dc motor synchronization

Abstract: MPC500 a version of the DC Motor ­ 2 output version (DCm2) function that uses two TPU channels to generate , required PWM signal. See Figure 1. An advantage of this solution is that the full range (0% to 100%) of , duty-cycle ratios in this version, as opposed to the DCm2. A disadvantage is that the number of assigned TPU , center-time SW3 SW1_2 SW3_1 SW3_2 motor voltage Figure 1. Functionality of XOR version ­ illustation The DCm2Xor TPU functions, unlike the DCmXor, generates only the top channel signal of each
Motorola
Original
dc motor synchronization AN2526/D
Abstract:   Programmable flip-flops allow J-K, S-R, T or 0 types for efficient use of product terms â  10 input , output 300-mil SKINNYDIP® or PLCC packages â  Pin-compatible superset of PAL22V10 Individual , to be either a J-K, S-R, T, or D-type for optimal design of state ma­ chines and other synchronous , is present, and allows Implementation of buried flip-flops while preserving the external macrocell , advantage of instant prototyping. Security fuses defeat readout after programming and make pro­ prietary -
OCR Scan
PAL32VX1Q/A

MPC500

Abstract: a version of the DC Motor ­ 2 output version (DCm2) function that uses two TPU channels to generate , required PWM signal. See Figure 1. An advantage of this solution is that the full range (0% to 100%) of , duty-cycle ratios in this version, as opposed to the DCm2. A disadvantage is that the number of assigned TPU , center-time SW3 SW1_2 SW3_1 SW3_2 motor voltage Figure 1. Functionality of XOR version ­ illustation The DCm2Xor TPU functions, unlike the DCmXor, generates only the top channel signal of each
Freescale Semiconductor
Original

GAL20XV10B-10LP

Abstract: 20L10 4 · PRELOAD AND POWER-ON RESET OF ALL REGISTERS I · APPLICATIONS INCLUDE: - High Speed , life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited , the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many , description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with , programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in
Lattice Semiconductor
Original
PAL12L10 20L10 GAL20XV10B-10LP 20XV10 GAL20XV10B-10LJ 20X10

xnor gate motorola

Abstract: DL140 The MC10E/100E107 is a quint 2-input XOR/XNOR gate. The function output F is the OR of all five XOR , Extended 100E VEE Range of ­ 4.2V to ­ 5.46V 75k Input Pulldown Resistors Pinout: 28-Lead PLCC (Top View , N S VIEW S S NOTES: 1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER , DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY
Motorola
Original
MC10E107 MC100E107 DL140 xnor gate motorola MC10E107/D

5 inputs OR gate truth table

Abstract: 6 inputs OR gate truth table logic gates Configurable number of inputs up to 8 Optional array of gates General Description Logic gates provide basic boolean operations. The output of a logic gate is a boolean combinatorial function of the inputs. There are seven basic logic gates: AND, OR, Inverter (NOT), NAND, NOR, XOR, and XNOR , perform more complex operations with various combinations of the basic logic gates. Input/Output , (*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in
Cypress Semiconductor
Original
5 inputs OR gate truth table 6 inputs OR gate truth table truth table for 7 inputs OR gate 4 inputs OR gate truth table Logic Gates truth table for 4 inputs OR gate

Applications of "XOR Gate"

Abstract: "XOR Gate" 0.95 mm Benefits Wide VCC range (1.8V to 5.5V) Provides a broad range of operation within a , , extends battery life - beneficial for portable applications Available in SC70 6-lead Reduces board , Area 4.2 mm2 Discrete TinyLogic 3-Input Gates Save 50% of Board Space Analog Area 8.4 , -Input Gate Function Pairs of 2-Input Gates Fairchild's 3-Input Gate NAND Gate `00 NC7SZ10 , `86 NC7SZ386 MicroPakTM 3-Input Gates (Coming Soon) 3-Input Gate Applications Mobile Phones
Fairchild Semiconductor
Original
NC7SZ11 NC7SZ27 NC7SZ332 SC70-6 TTL 3 input or gate 3 input or gates TTL 5275 xor ttl 2 input nand gate 18v

20XV10

Abstract: 20L10 4 4 4 4 · PRELOAD AND POWER-ON RESET OF ALL REGISTERS I · APPLICATIONS INCLUDE: - , life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited , of the many architecture configurations possible with the GAL20XV10 are the PAL® architectures listed in the macrocell description section of this document. The GAL20XV10 is capable of emulating , and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in
Lattice Semiconductor
Original

16 bit carry select adder verilog code

Abstract: verilog code for 16 bit carry select adder . Applications utilizing the carry chain can start and end anywhere in the chain. If a chain of greater than 64 , is a high-density CPLD specifically designed for high-volume, low-cost applications. The Delta39K and Quantum38K architectures are based on an array of logic block clusters. Each logic block cluster , improvement made in the cluster is the addition of a carry chain structure. The carry chain allows , than previous CPLDs. This application note discusses the architecture of the Delta39K/Quantum38K carry
Cypress Semiconductor
Original
16 bit carry select adder verilog code verilog code for 16 bit carry select adder vhdl code for carry select adder 8 bit carry select adder verilog code with 8 bit carry select adder verilog code 32 bit carry select adder code 39KTM/Q 38KTM 39KTM 39K/Q

verilog code 16 bit LFSR

Abstract: vhdl code 16 bit LFSR Applications However, the eight feedback bits calculated during the last eight cycles of the current , Applications LFSRs with Multi-cycle Tap Access and Sequential Parity Calculation A second method of , .1) January 11, 2001 LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback Shift Registers (LFSRs) are commonly used in applications where pseudorandom bit streams are required. LFSRs are the functional building blocks of circuits like the
Xilinx
Original
XAPP220 SRL16 verilog code 16 bit LFSR vhdl code 16 bit LFSR verilog code 8 bit LFSR vhdl code 8 bit LFSR simple LFSR 8 shift register by using D flip-flop XAPP211 XAPP217

IC of XNOR GATE

Abstract: IC of XOR GATE taking advantage of the inherent features of the multifunctional gates. Design examples are provided , Multifunction Logic Gates Table 1 provides a list of the functions that are available in the industry , number of different logic technologies that offer a range of operating voltages and performance specifications. Appendix A provides an overview of the attributes of the ON Semiconductor configurable logic devices. Table 1. SUMMARY OF THE LOGIC FUNCTIONS AVAILABLE WITH THE CONFIGURABLE LOGIC GATES Part
ON Semiconductor
Original
AND8408/D IC of XNOR GATE AND8408 ULLGA8 Package create pulse frequency doubler

HMC673LC3

Abstract: N4901B many critical digital subsystems spanning a myriad of applications including broadband test , bit-error-rate testing (BERT) applications since it helps designers to reduce the complexity of the clock , applications. This device also exhibits a very low set up and hold time of less than 6 ps. The HMC673LC3C , in a wide range of applications where data bit streams need to be retimed as they travel across , to meet the needs of custom applications. The HMC670LC3C, HMC671LC3C, HMC672LC3C and the HMC673LC3C
Hittite Microwave
Original
HMC675LC3C HMC673LC3 Types of Radar Antenna microwave propagation HMC674LC3C HMC676LC3C

MPC500

Abstract: Sine Wave Generator (3SinDtXor) is a version of the 3-Phase Sine Wave Generator with Dead-Time Correction (3SinDt) function that , to a XOR gate whose output is the required PWM signal. See Figure 1. An advantage of this solution is that it provides the full range 0% to 100% of PWM duty-cycle ratios. There is no MPW (minimum , disadvantage is that the number of assigned TPU channels is doubled. AT1 XOR Phase A - top XOR , . Functionality of XOR version ­ illustration © Motorola, Inc., 2003 For More Information On This Product
Motorola
Original
Sine Wave Generator AN2519/D

space-vector PWM

Abstract: SPACE VECTOR MODULATION of the Standard Space Vector Modulation (svmStd) function that uses two TPU channels to generate , required PWM signal. See Figure 1. An advantage of this solution is the full range 0% to 100% of PWM , this version, unlike in the svmStd. A disadvantage is that the number of assigned TPU channels is , CT2 CB1 CB2 Figure 1. Functionality of XOR version ­ illustration © Freescale Semiconductor , © Motorola, Inc., 2003 Freescale Semiconductor, Inc. AN2529/D The function set consists of 5 TPU
Freescale Semiconductor
Original
space-vector htc one x

3-PHASE SINE WAVE PWM GENERATOR

Abstract: resolver (3SinDtXor) is a version of the 3-Phase Sine Wave Generator with Dead-Time Correction (3SinDt) function that , to a XOR gate whose output is the required PWM signal. See Figure 1. An advantage of this solution is that it provides the full range 0% to 100% of PWM duty-cycle ratios. There is no MPW (minimum , disadvantage is that the number of assigned TPU channels is doubled. AT1 XOR Phase A - top XOR , of XOR version ­ illustration © Freescale Semiconductor, Inc., 2004. All rights reserved. For
Freescale Semiconductor
Original
3-PHASE SINE WAVE PWM GENERATOR resolver

Applications of "XOR Gate"

Abstract: FPGA based dma controller using vhdl current generation of FPGAs, however, allows the designer to achieve the performance and capacity required for ATM applications and to meet the key time-to-market goals of these fast-evolving applications. Introduction The first 5 bytes of an ATM cell contain overhead information, such as destination address, and an error control byte. When reading the ATM cell from the receive FIFO, the first 5 bytes of the cell , constraints can be met, prior to completion of the entire design. Applications like this, with complex
Actel
Original
FPGA based dma controller using vhdl Dual-Port V-RAM signal path designer 8 bit XOR Gates 3200DX 32200DX

GAL16V8

Abstract: GAL16VP8 products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC , design alternatives to bipolar PLDs, these five architectures replace over 98% of all bipolar PAL , Semiconductor introduced a new type of programmable logic device (PLD) that transformed the PLD market: the Generic Array Logic (GAL) device. The E2CMOS ® technology of the GAL devices gave them significant , , worldwide, of low-density PLDs. Industry leading performance, low power E2CMOS technology, 100% testability
Lattice Semiconductor
Original
GAL16V8 GAL20V8 GAL22V10 GAL20RA10 GAL18V10 GAL26CV12 GAL16VP8 GAL20VP8

Pal programming 22v10

Abstract: GAL16V8 or systems. Inclusion of LSC products in such applications is prohibited. LATTICE SEMICONDUCTOR , alternatives to bipolar PLDs, these five architectures replace over 98% of all bipolar PAL devices. The , reprogrammed quickly and efficiently. Overview In 1985, Lattice Semiconductor introduced a new type of , E2CMOS® technology of the GAL devices gave them significant advantages over their bipolar PAL , and reprogrammed. Today, Lattice is the leading supplier, worldwide, of low-density PLDs. Industry
Lattice Semiconductor
Original
Pal programming 22v10 lattice 22v10 GAL6001/6002

3 phase pwm signal generator ic

Abstract: an2516 , Ph.D. Functional Overview The 3-Phase Sine Wave Generator ­ XOR version (3SinXor) is a version of , PWM signal. See Figure 1. An advantage of this solution is the full range 0% to 100% of PWM , this version, unlike in the 3Sin. A disadvantage is that the number of assigned TPU channels is , CT2 CB1 CB2 Figure 1. Functionality of XOR version ­ illustration © Freescale Semiconductor, Inc , Freescale Semiconductor, Inc. AN2516/D The function set consists of five TPU functions: 3-Phase Sine
Freescale Semiconductor
Original
3 phase pwm signal generator ic an2516 3 phase pwm generator AN25-16 sine wave pwm circuit pwm c code 3 phase

space-vector PWM

Abstract: MPC500 Dead-Time Correction ­ XOR version (svmStdDtXor) is a version of the Standard Space Vector Modulation with , . An advantage of this solution is the full range 0% to 100% of PWM duty-cycle ratios. There is no , the svmStdDt. A disadvantage is that the number of assigned TPU channels is doubled. AT1 XOR , Figure 1. Functionality of XOR version ­ illustration © Freescale Semiconductor, Inc., 2004. All , knowledge of the instantaneous direction of phase currents. In the case of positive phase current the top
Freescale Semiconductor
Original
AN2531 AN2531/D

SPACE VECTOR MODULATION

Abstract: AN2531 Dead-Time Correction ­ XOR version (svmStdDtXor) is a version of the Standard Space Vector Modulation with , . An advantage of this solution is the full range 0% to 100% of PWM duty-cycle ratios. There is no , the svmStdDt. A disadvantage is that the number of assigned TPU channels is doubled. AT1 XOR , CB2 Figure 1. Functionality of XOR version ­ illustration © Motorola, Inc., 2003 For More , dead-time correction technique requires knowledge of the instantaneous direction of phase currents. In the
Motorola
Original
space vector XOR GATE uses

F1500AT

Abstract: atmel 844 useful for bus interface types of applications. 8-36 CMOS PLD The clock, reset and output enable , Flash-based complex PLD. It has flexible macrocells which allow implementation of complex logic functions , I/O pin is used as an input. The macrocells are connected by a global bus which routes all of the , available to the 16 macrocells within that region. In addition, the sum terms of up to eight adjacent , cascade "chains" or groups of macrocells. Using the ATF1500/A CPLD 0609C 8-33 Figure 1
PHYTEC
Original
ATF1500A F1500AT atmel 844 FIT1500 ATF-1500 programming ATF1500L/AL ATF1500

SA2 357

Abstract: Applications of "XOR Gate" life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited , demonstrates the usage of .OE and .OEMUX to control the AND/OR product term configuration and XOR , of product term usage in a highspeed system design, a high-speed device with a built-in XOR function , consuming only 90mA Icc (max.). The closest competitor's device offers only a Tpd of 30ns at 180mA Icc. In addition, the generic architecture of the GAL20XV10 gives system designers the ability to configure
Lattice Semiconductor
Original
SA2 357 SA3 357

Sine Wave Generator

Abstract: sine wave pwm circuit , Ph.D. Functional Overview The 3-Phase Sine Wave Generator ­ XOR version (3SinXor) is a version of , PWM signal. See Figure 1. An advantage of this solution is the full range 0% to 100% of PWM , this version, unlike in the 3Sin. A disadvantage is that the number of assigned TPU channels is , CT2 CB1 CB2 Figure 1. Functionality of XOR version ­ illustration © Motorola, Inc., 2003 , . AN2516/D The function set consists of five TPU functions: 3-Phase Sine Wave Generator ­ XOR version ­
Motorola
Original
3 phase signal generator ic

Using the ATF1500(A) CPLD

Abstract: F1500A latches are useful for bus interface types of applications. 4 CMOS PLD The clock, reset and output , PLD. It has flexible macrocells which allow implementation of complex logic functions. Registers can , global bus which routes all of the inputs, I/Os and macrocell feedback signals. All signals on the , sum terms of up to eight adjacent macrocells can be cascaded together to create sum terms with up to 40 product terms. There are four such cascade "chains" or groups of macrocells. Rev. 0609D­09/99
Atmel
Original
Using the ATF1500(A) CPLD F1500A F1500

Applications of "XOR Gate"

Abstract: vhdl code for 4 channel dma controller current generation of FPGAs, however, allows the designer to achieve the performance and capacity required for ATM applications and to meet the key time-to-market goals of these fast-evolving applications , wide-decode function, provides just the right mix of capabilities for applications like ATM network interface , conjunction with a microprocessor controller and a standard SRAM device, is capable of implementing the , bus was chosen as a generic bus for simplicity; however, the discussion applies to any of the popular
Actel
Original
vhdl code for 4 channel dma controller ATM machine using microprocessor Controller System NIC design of dma controller using vhdl

ecl nand Logic Family Specifications

Abstract: /XNOR, or 2:1 MUX. This device is part of the GigaComm family of high performance Silicon Germanium products. The NB7L86M is an ultra-low jitter multi-logic gate with a maximum data rate of 12 Gb/s and input clock frequency of 8 GHz suitable for Data Communication Systems, Telecom Systems, Fiber Channel, and GigE applications. The device is housed in a low profile 3x3 mm 16-pin QFN package. Differential inputs , Applications · Data routing in Data Communication Systems, Telecom Systems, Fiber Channel, and GigE
ON Semiconductor
Original
ecl nand Logic Family Specifications NB7L86MMNR2G QFN-16 NB7L86MMNG

TMS320C54x, instruction set

Abstract: TMS320 access to data concerning all of the uses and applications of customers' products, TI assumes no , transmission has not been corrupted? Solution The Need for Parity Generation In many applications , addition of a ninth parity bit. Serial asynchronous data communications frequently embed an extra parity bit in the data which is to be transmitted. Several of the digital cellular phones utilize simple , optimal means of ensuring transmission errors are detected, parity tends to be fairly simple to implement
Texas Instruments
Original
TMS320 TMS320C54x, instruction set TMS320C54

SPACE VECTOR MODULATION

Abstract: space-vector PWM of the Standard Space Vector Modulation (svmStd) function that uses two TPU channels to generate , required PWM signal. See Figure 1. An advantage of this solution is the full range 0% to 100% of PWM , this version, unlike in the svmStd. A disadvantage is that the number of assigned TPU channels is , CT2 CB1 CB2 Figure 1. Functionality of XOR version ­ illustration © Motorola, Inc., 2003 , . AN2529/D The function set consists of 5 TPU functions: Standard Space Vector Modulation ­ XOR version
Motorola
Original
c code space vector modulation AN2529

3 phase pwm generator

Abstract: Sine Wave Generator XOR version (3Sin3Xor) is a version of the 3-Phase Sine Wave Generator ­ 3 outputs version (3Sin3 , connected to a XOR gate whose output is the required PWM signal. See Figure 1. An advantage of this solution is the full range (0% to 100%) of PWM duty-cycle ratios. There is no MPW (minimum pulse width , the number of assigned TPU channels is doubled. A1 XOR A2 B1 XOR B2 C1 XOR C2 Figure 1. Functionality of XOR version ­ illustration The function set consists of 4 TPU functions: ·
Motorola
Original
3 phase monitoring IC 3 phase sine wave pwm circuit 3 phase pwm ic AN2518/D

FPGA based dma controller using vhdl

Abstract: ATM machine using microprocessor current generation of FPGAs, however, allows the designer to achieve the performance and capacity required for ATM applications and to meet the key time-to-market goals of these fast-evolving applications , wide-decode function, provides just the right mix of capabilities for applications like ATM network interface , conjunction with a microprocessor controller and a standard SRAM device, is capable of implementing the , bus was chosen as a generic bus for simplicity; however, the discussion applies to any of the popular
Actel
Original
AC100 vhdl code CRC asynchronous fifo vhdl fpga

SA3 357

Abstract: cupl life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited , demonstrates the usage of .OE and .OEMUX to control the AND/OR product term configuration and XOR , of product term usage in a highspeed system design, a high-speed device with a built-in XOR function , consuming only 90mA Icc (max.). The closest competitor's device offers only a Tpd of 30ns at 180mA Icc. In addition, the generic architecture of the GAL20XV10 gives system designers the ability to configure
Lattice Semiconductor
Original
cupl SA1 357

3 phase pwm signal generator ic

Abstract: pwm c code 3 phase (3Sin3Xor) is a version of the 3-Phase Sine Wave Generator ­ 3 outputs version (3Sin3) function that uses , XOR gate whose output is the required PWM signal. See Figure 1. An advantage of this solution is the full range (0% to 100%) of PWM duty-cycle ratios. There is no MPW (minimum pulse width) parameter to , number of assigned TPU channels is doubled. A1 XOR A2 B1 XOR B2 C1 XOR C2 Figure 1. Functionality of XOR version ­ illustration The function set consists of 4 TPU functions: · 3-Phase Sine
Freescale Semiconductor
Original
AN2518

TMS320C54x, instruction set

Abstract: TMS320 access to data concerning all of the uses and applications of customers' products, TI assumes no , transmis sion has not been corrupted? Solution The Need for Parity Generation In many applications , addition of a ninth parity bit. Serial asynchronous data communications frequently embed an extra parity bit in the data which is to be transmitted. Several of the digital cellular phones utilize simple , optimal means of ensuring transmission errors are detected, parity tends to be fairly simple to implement
Texas Instruments
Original

vhdl code for 8-bit BCD adder

Abstract: vhdl for 8-bit BCD adder 8x12 Does NOT Equal 12x8 DataSource CD-ROM Q4-01: techXclusives Page 1 of 6 techXclusives "8×12 Does NOT Equal 12×8" By Ken Chapman Staff Engineer, Core Applications - Xilinx UK "8x12=96" , the process, provide you with some details of how to get the most out of your designs that contain multiplication. To prove this, I need to bend the rules a little, and change my definition of the maths! In my case I'm not going to consider the numerical values of "8" and "12," but consider the multiplication of
Xilinx
Original
vhdl code for 8-bit BCD adder vhdl for 8-bit BCD adder vhdl code for BCD to binary adder vhdl code for 2-bit BCD adder 16 bit binary multiplier using adders vhdl code for 8-bit adder

4 INPUT XOR

Abstract: 3-input-XOR APPLICATIONS ­ SOFTWARE Using Relative Location in Synplify For Improved Control Constraints of Timing and Placement by Mala Sathyanarayan, Senior Corporate Applications Engineer, Synplicity, Inc., mala@synplicity.com A short description of how and why to use RLOCs to control your design , allows you to group these related structures together. You will ultimately have small sections of your , of controlling placement in performance critical sections. These tailored RLOCs can be made as
Synplicity
Original
4 INPUT XOR 3-input-XOR 4-input-XOR ieee.std_logic_1164.all XOR four inputs vhdl code for spartan 6
Abstract: of the Motorola MECL Data Book (DL122/D). 9/96 © Motorola, Inc. 1996 2­213 REV 6 , T L­M S N S N S NOTES: 1. DATUMS ­L­, ­M­, AND ­N­ DETERMINED WHERE TOP OF LEAD , ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC , TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN Motorola
Original
MC10H113 10K-C MC10H113FN MC10H113FNR2 MC10H113L MC10H113M

quad-2-input NOT gate

Abstract: MC74VHCT08A Equivalent Performance To Non-TTL Devices · TTL Compatible Applications · All General Purpose Logic Applications in all Market Segments © Semiconductor Components Industries, LLC 2000 VHC Portfolio Update , ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC , , representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically
ON Semiconductor
Original
MC74VHCT08A quad-2-input NOT gate MC74VHCT02A MC74VHCT32A MC74VHCT86A MC74VHCT125A MC74VHCT126A

74AUP1G99

Abstract: an important notice concerning availability, standard warranty, and use in critical applications of , , Operating VCC Range of 0.8 V to 3.6 V Optimized for 3.3-V Operation 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation tpd = 7.4 ns Max at 3.3 V Suitable for Point-to-Point Applications Latch-Up Performance , the industry's low-power needs in battery-powered portable applications. This family ensures a very
Texas Instruments
Original
74AUP1G99 SN74AUP1G99 SCES594B A114-B A115-A
Abstract: notice concerning availability, standard warranty, and use in critical applications of Texas Instruments , are not authorized for use in safety-critical applications (such as life support) where a failure of , have all necessary expertise in the safety and regulatory ramifications of their applications, and , requirements concerning their products and any use of TI products in such safety-critical applications , Inputs Accept Voltages to 5.5 V · Max tpd of 6.7 ns at 3.3 V · Low Power Consumption, 10-µA Max ICC · Texas Instruments
Original
SN74LVC1G99 SCES609E A114-A
Abstract: variety of applications. A customized leadframe has been incorporated into the standard SOT-23 package , the Micro3, is ideal for applications where printed circuit board space is at a premium. The low profile ( -
OCR Scan
IRLML6302 4655M52 J50KO 4AS54S2 4BS5452

transistor C710

Abstract: C712 transistor Co-packaged IGBTs are a natural extension of International Rectifier's well known IGBT line. They provide the convenience of an IGBT and an ultrafast recovery diode in one package, resulting in substantial benefits to a host of high-voltage, high-current, motorcontrol, UPS and power supply applications. Absolute , Voltage® V(BR)CE8 AV(br)C 68/A Tj Temp. Coeff. of Breakdown Voltage Collector-to-Emitter Saturation , Threshold Voltage VGE(th) AV(3E(th/ATj Temp. Coeff. of Threshold Voltage Forward Transconductance ® Sta Zero
-
OCR Scan
IRGPC30UD2 transistor C710 C712 transistor diode C710 transistor C715 c714 C715 diode C-714 C-715 C-716
Abstract: notice concerning availability, standard warranty, and use in critical applications of Texas Instruments , are not authorized for use in safety-critical applications (such as life support) where a failure of , have all necessary expertise in the safety and regulatory ramifications of their applications, and , requirements concerning their products and any use of TI products in such safety-critical applications , Inputs Accept Voltages to 5.5 V · Max tpd of 6.7 ns at 3.3 V · Low Power Consumption, 10-µA Max ICC · Texas Instruments
Original
Abstract: concerning availability, standard warranty, and use in critical applications of Texas Instruments , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
SCES609D
Abstract: Applications that are described herein for any of these products are for illustrative purposes only. NXP , products in order to avoid a default of the applications and the products or of the application or use by , design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty , use the product without NXP Semiconductors' warranty of the product for such automotive applications , function gate with 3-state output. The device can be configured as one of several logic functions including NXP Semiconductors
Original
74LVC1G99

20XV10

Abstract: 20L10 Registered or Combinatorial with Polarity I I · PRELOAD AND POWER-ON RESET OF ALL REGISTERS · APPLICATIONS INCLUDE: - High Speed Counters - Graphics Processing - Comparators 4 4 4 4 4 , configured by the user. An important subset of the many architecture configurations possible with the GAL20XV10 are the PAL® architectures listed in the macrocell description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with full function and parametric compatibility
Lattice Semiconductor
Original

20L10

Abstract: GAL20XV10 Registered or Combinatorial with Polarity I I · PRELOAD AND POWER-ON RESET OF ALL REGISTERS · APPLICATIONS INCLUDE: - High Speed Counters - Graphics Processing - Comparators 4 4 4 4 4 , configured by the user. An important subset of the many architecture configurations possible with the GAL20XV10 are the PAL® architectures listed in the macrocell description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with full function and parametric compatibility
Lattice Semiconductor
Original
Abstract: safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors , customerâ'™s own risk. Applications â'" Applications that are described herein for any of these products , responsible for the design and operation of their applications and products using NXP Semiconductors products , customerâ'™s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customerâ'™s third party customer(s). NXP does NXP Semiconductors
Original

GAL20XV10B-10LP

Abstract: GAL20XV10B-15LP · PRELOAD AND POWER-ON RESET OF ALL REGISTERS · APPLICATIONS INCLUDE: - High Speed Counters - , allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many , description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with , manufacturing. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are
Lattice Semiconductor
Original
GAL20XV10B-15LP ROCHESTER ELECTRONICS

20L10

Abstract: 20XV10 4 · PRELOAD AND POWER-ON RESET OF ALL REGISTERS I · APPLICATIONS INCLUDE: - High Speed , the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many , description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with , programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified. I 18 I I I/O/Q I GAL 20XV10 I I/O/Q 9
Lattice Semiconductor
Original

PAL20L10 LATTICE

Abstract: Combinatorial with Polarity â'¢ PRELOAD AND POWER-ON RESET OF ALL REGISTERS â'¢ APPLICATIONS INCLUDE: â , configured by the user. An important subset of the many architecture configu­ rations possible with the GAL20XV10 are the PAL® architectures listed in the macrocell description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with full function and parametric compatibility , is able to guarantee 100% field programmability and functionality of all GAL® products. LATTICE
-
OCR Scan
PAL20L10 LATTICE
Abstract: Applications that are described herein for any of these products are for illustrative purposes only. NXP , products in order to avoid a default of the applications and the products or of the application or use by , customer design and use of the product for automotive applications beyond NXP Semiconductors' standard , use of non-automotive qualified products in automotive equipment or applications. In the event that , , multiple function gate with 3-state output. The device can be configured as one of several logic functions NXP Semiconductors
Original

74LVC1G99

Abstract: 74LVC1G99DP applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to , Applications that are described herein for any of these products are for illustrative purposes only. NXP , of their applications and products using NXP Semiconductors products, and NXP Semiconductors , customer's applications and products planned, as well as for the planned application and use of customer , products using NXP Semiconductors products in order to avoid a default of the applications and the
NXP Semiconductors
Original
74LVC1G99DP 74LVC1G99GM 74LVC1G99GT diode marking code YF

GAL Gate Array Logic

Abstract: GAL16V8 . Overview In 1985, Lattice Semiconductor introduced a new type of programmable logic device (PLD) that transformed the PLD market: the Generic Array Logic (GAL) device. The E2CMOS® technology of the GAL devices , leading supplier, worldwide, of low-density PLDs. Industry leading performance, low power E2CMOS , architectures, with a variety of performance levels specified across commercial, industrial, and military (MIL-STD883) operating ranges, to meet the demands of any system logic design. Low Voltage GAL Products ­
Lattice Semiconductor
Original
GAL Gate Array Logic GAL16V8Z/ZD GAL20V8Z/ZD GAL22V10Z/ZD GAL22LV10 22V10 132X44
Abstract: from 1.65 to 5.5V This a l lows a wide ra nge of applications i ncluding 5V l egacy sys tems. ï'§ Ioff Circuit Included Di odes offers the designer the flexibility of power down i s olation for s , ' logic family that is widely used in computer, communication and consumer electronics applications. LVC is optimized for operation at 3.3V but operates over a supply voltage range of 1.65 to 5.5V , applications. Unique to Diodes is LVC with Ioff circuits. When the device is powered down with Vcc=0 there Diodes
Original
SO-14 74LVC86AD 74LVC86APW MC74LCX00DR2 MC74LCX00DTR2 MC74LCX04DR2

4-bit even parity using mux 8-1

Abstract: full subtractor implementation using NOR gate Introduction to Delta39K's Carry Chain Introduction Cypress's fourth generation of Complex , on clusters of Ultra37128 (Figure 1). While there are many improvements and a handful of new features , synthesizer handles arithmetic functions among other applications. It reduces resource utilization and improves operating speed. The main reason to add this carry chain feature was to improve the handling of a , PIMs Figure 2. Logic Block Cluster Diagram connects directly to the Carry In of the next logic block
Cypress Semiconductor
Original
4-bit even parity using mux 8-1 full subtractor implementation using NOR gate 4096 bit RAM full subtractor using mux 74 full subtractor

001A

Abstract: systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product , customer's own risk. Applications - Applications that are described herein for any of these products are , responsible for the design and operation of their applications and products using NXP Semiconductors products , customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not
NXP Semiconductors
Original
001A
Abstract: warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoStar and NanoFree are trademarks of Texas Instruments , NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V Max tpd of 6.7 ns at 3.3 V Low , output-enable (OE) input is high. When OE is low, the output state is determined by 16 patterns of 4-bit input , - DCT VSSOP - DCU Reel of 3000 SN74LVC1G99YZPR Reel of 3000 Reel of 250 Reel of 3000 Reel of 250 Texas Instruments
Original
SCES609B
Abstract: switches the Vcc pins of a Personal Com­ puter Memory Card International Association (PCMCIA) card slot , Applications Information). The switch rise times are controlled to eliminate power supply glitching , limit and thermal shutdown. The output is limited to 1A during short circuit to ground but 2A of peak operating current is allowed. LTC and LT are registered trademarks of UnearTechnology Corporation , no represen­ t a t i o n s the interconnection of circuits as described herein will not infringe on -
OCR Scan
LTC1470 LT1313 LT1312 LTC1312 CL-PD6710 551A4
Abstract: with Polarity üb-0 * ¿ U ro . â'¢ PRELOAD AND POWER-ON RESET OF ALL REGISTERS â'¢ APPLICATIONS INCLUDE: â'" High Speed Counters â'" Graphics Processing â'" Comparators 3 - j- D I jS -t-g , of the many architecture con­ figurations possible with the GAL20XV10B are the PAL* archi­ tectures listed in the macrocell description section of this docu­ ment. The GAL20XV106 is capable of , re­ sult, LATTICE is able to guarantee 100% field programmability and functionality of aHGAL -
OCR Scan

GAL Gate Array Logic

Abstract: GAL22V10Z . Overview In 1985, Lattice Semiconductor introduced a new type of programmable logic device (PLD) that transformed the PLD market: the Generic Array Logic (GAL) device. The E2CMOS® technology of the GAL devices , leading supplier, worldwide, of low-density PLDs. Industry leading performance, low power E2CMOS , architectures, with a variety of performance levels specified across commercial, industrial, and military (MIL-STD883) operating ranges, to meet the demands of any system logic design. Low Voltage GAL Products ­
Lattice Semiconductor
Original
GAL22V10Z gal programming GAL16V8-20 PAL20RA10 16v8 PLD e2cmos technology

A115-A

Abstract: C101 notice concerning availability, standard warranty, and use in critical applications of Texas Instruments , capability of the driver. This device is fully specified for partial-power-down applications using Ioff. The , Voltages to 5.5 V Max tpd of 6.7 ns at 3.3 V Low Power Consumption, 10-µA Max ICC ±24-mA Output Drive at , low, the output state is determined by 16 patterns of 4-bit input. The user can choose logic , C to 85 C SN74LVC1G99YEPR Reel of 3000 DE_ SN74LVC1G99YZPR Reel of 3000
Texas Instruments
Original
C101 SN74LVC1G99DCTR ic xnor
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , capability of the driver. This device is fully specified for partial-power-down applications using Ioff. The , NanoStarTMand NanoFreeTM Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V Max tpd of 6.7 ns , state is determined by 16 patterns of 4-bit input. The user can choose logic functions, such as MUX, AND , -mm Large Bump ­ YZP (Pb-free) SSOP ­ DCT VSSOP ­ DCU (1) (2) Reel of 3000 SN74LVC1G99YZPR Reel of 3000 Reel Texas Instruments
Original
SCES609C
Abstract: concerning availability, standard warranty, and use in critical applications of Texas Instruments , Package Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V Max tpd of 6.7 ns at 3.3 V Low Power , output-enable (OE) input is high. When OE is low, the output state is determined by 16 patterns of 4-bit input , because of Schmitt action, it has different input threshold levels for positive-going (VT+) and , YZP (Pb-free) ­40°C to 85°C SSOP ­ DCT VSSOP ­ DCU (1) (2) Reel of 3000 Reel of 3000 Reel of 250 Reel Texas Instruments
Original

pseudo random noise sequence generator notes and

Abstract: pseudo random noise sequence generator notes microcontroller with 12-bit analog-to-digital converter (ADC). Applications such as spread-spectrum communications, security, encryption and modems require the generation of random numbers. The most common way to , register of sufficient length so that the pattern repeats after some extremely long time. A basic LFSR of length five is shown in Figure 1. The shift register is a series-connected group of flip-flops, with XOR , maximum number of clocks to repeat. Such a table is shown below: Table 1. Taps for Maximal-Length LFSRs
Maxim Integrated Products
Original
MAX7651 MAX7652 AN1743 APP1743 pseudo random noise sequence generator notes and pseudo random noise sequence generator notes MAX765x 194 shift register zener 431 dallas mov 431 MAX765 MAX7651/52
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
SCES594C
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , capability of the driver. This device is fully specified for partial-power-down applications using Ioff. The , NanoStarTMand NanoFreeTM Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V Max tpd of 6.7 ns , state is determined by 16 patterns of 4-bit input. The user can choose logic functions, such as MUX, AND , -mm Large Bump ­ YZP (Pb-free) SSOP ­ DCT VSSOP ­ DCU (1) (2) Reel of 3000 SN74LVC1G99YZPR Reel of 3000 Reel Texas Instruments
Original
Abstract: an important notice concerning availability, standard warranty, and use in critical applications of , authorized for use in safety-critical applications (such as life support) where a failure of the TI product , necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and , concerning their products and any use of TI products in such safety-critical applications, notwithstanding , Texas Instruments
Original

A115-A

Abstract: C101 use in critical applications of Texas Instruments semiconductor products and disclaimers thereto , ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal , out of the use of TI products in such safety-critical applications. TI products are neither designed , Undershoot
Texas Instruments
Original
SN74AUP1G99YZPR 2 input XNOR GATE XNOR three inputs
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
Abstract: important notice concerning availability, standard warranty, and use in critical applications of Texas , parameters of each product is not necessarily performed. TI assumes no liability for applications assistance , ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal , out of the use of TI products in such safety-critical applications. TI products are neither designed , '" Overshoot and Undershoot Texas Instruments
Original
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products , SCES594C ­ JULY 2004 ­ REVISED DECEMBER 2007 1 FEATURES · · · · · · · Wide Operating VCC Range of , tpd = 7.4 ns Max at 3.3 V Suitable for Point-to-Point Applications Latch-Up Performance Exceeds 100 mA , Noise ­ Overshoot and Undershoot Texas Instruments
Original
ISO/TS16949

CD010250

Abstract: '¢ Programming yields > 98% are realized via platinum-silicide fuse technology and the use of added test words â'¢ Post Programming Functional Yield (PPFY) of 99.9% â'¢ PRELOAD feature permits full logical verification â'¢ Reliability assured through more than 70 billion fuse hours of life testing with no failures â , (AND-OR-XOR) structure allowing users to program custom logic functions to fit most applications precisely , have user-programmable output polarity on all outputs. A variety of speed options allow the designer
-
OCR Scan
CD010250 PAL20XRP10 08655C/0

XC6200

Abstract: XC3000A trademarks are the property of the respective owners. Market Model Applications Markets , property of the respective owners. Expanded PLD Market Model Markets Applications Computer , processing streams of integers s Coprocessor Applications ­ Intelligent embedded controllers (e.g , reserved. All trademarks are the property of the respective owners. New Product Families Agenda s , reserved. All trademarks are the property of the respective owners. Xilinx Programmable Logic Roadmap
Xilinx
Original
XC5200 XC8100 XC6200 XC3100A XC4000E XC7300 XC3000A XC4000 XC5000

digital clock using logic gates

Abstract: specifications of and logic gates pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor , Application Note 110 Altera's APEXTM 20K device family offers an innovative combination of look-up table , , using LSI Logic's LCA300K family of standard "sea-of-gates" gate arrays as a reference. Gate Count , Terminology (Part 1 of 2) Designation Description Logic Elements Logic elements are the basic logic building blocks that make up the logic array in the APEX 20K architecture. Each LE consists of a
Altera
Original
EP20K100E EP20K100 EP20K160E EP20K200E EP20K200 EP20K300E digital clock using logic gates specifications of and logic gates digital clock using gates datasheets of the basic logic gates or gates APEX 20K Devices EP20K60E
Abstract: important notice concerning availability, standard warranty, and use in critical applications of Texas , parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyersâ'™ products. Buyers are responsible for their products and applications , concerning its products, and any use of TI components in its applications, notwithstanding any , any damages arising out of the use of any TI components in safety-critical applications. In some Texas Instruments
Original

74684

Abstract: Multiplexer 74157 application applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to , efficient designs that take advantage of the MAX 9000 architecture. Basic Architectural Features MAX 9000 devices contain 320 to 560 logic cells, arranged in groups of 16 logic cells called Logic , to build combinatorial logic. The following features increase the flexibility and capacity of MAX , series of continuous paths that run throughout the length and width of the device, providing signal
Altera
Original
74684 Multiplexer 74157 application 21mux data sheet 74157 8 bit adder 74157

LT1313

Abstract: LTC1314 gates of the VCC NMOS switches are powered by charge pumps from the 5VIN supply pins (see Applications , FEATURES s s s s s s s s s s s s The LTC®1470 switches the VCC pins of a Personal Computer , makes the LTC1470 compatible with both active-low and active-high controllers (see Applications , APPLICATIONS s s s s s s The LTC1470 features built-in SafeSlotTM current limit and thermal shutdown. The output is limited to 1A during short circuit to ground but 2A of peak operating current is
Linear Technology
Original
LTC1314 LTC1315 LTC1470CS8 LTC1470ES8 LTC1471 LTC1472 LTC1470/LTC1471

A115-A

Abstract: C101 use in critical applications of Texas Instruments semiconductor products and disclaimers thereto , they have all necessary expertise in the safety and regulatory ramifications of their applications, and , requirements concerning their products and any use of TI products in such safety-critical applications , Undershoot
Texas Instruments
Original
Abstract: applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this , in safety-critical applications (such as life support) where a failure of the TI product would , in the safety and regulatory ramifications of their applications, and acknowledge and agree that they , products and any use of TI products in such safety-critical applications, notwithstanding any , representatives against any damages arising out of the use of TI products in such safety-critical applications. TI Texas Instruments
Original

LT1313

Abstract: LTC1314 Output For low-battery count applications (< 6.5V) it is necessary to modify the circuit of Figure 3 , FEATURES s s s s s s s s s s s s The LTC®1470 switches the VCC pins of a Personal Computer , makes the LTC1470 compatible with both active-low and active-high controllers (see Applications , APPLICATIONS s s s s s s The LTC1470 features built-in SafeSlotTM current limit and thermal shutdown. The output is limited to 1A during short circuit to ground but 2A of peak operating current is
Linear Technology
Original
LTC1471CS HC86
Abstract: I I I I I I I U I DESCRIPTIO The LTC®1470 switches the VCC pins of a Personal , active-low and active-high controllers (see Applications Information section). The switch rise times are , circuit to ground but 2A of peak operating current is allowed. Set Top Box/Open Cable Notebook , LTC1471 is a dual version of the LTC1470 and is available in a 16-pin SO package. , LTC and LT are registered trademarks of Linear Technology Corporation. SafeSlot is a trademark of Linear Technology Linear Technology
Original
LTC3405/LTC3405A LTC3405A-1 LTC3406/LTC3406B LTC3411 LTC3412 TSSOP16E

74LVC1G99

Abstract: 74LVC1G99DP inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such , , multiple function gate with 3-state output. The device can be configured as one of several logic functions , Schmitt-trigger inputs (A, B, C and D). Due to the use of Schmitt-trigger inputs the device is tolerant of , tolerant, making the device suitable for mixed-voltage applications. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the
NXP Semiconductors
Original

CM3000

Abstract: 20XV10B AND POWER-ON RESET OF ALL REGISTERS · APPLICATIONS INCLUDE: - High Speed Counters - G raphics , the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many , description section of this docu ment. The GAL20XV10B is capable of emulating these PAL ar chitectures with , 100% field programmability and functionality of all GAL® products. LATTICE also guarantees 100 erase/rewrite cycles and data retention in excess of 20 years. DIP PLCC ] V cc ] l/O/Q S i ] l/O/Q
-
OCR Scan
CM3000 20XV10B
Abstract: per output Programming yields > 98% are realized via platinumsilicide fuse technology and the use of added test words · · · · · · Post Programming Functional Yield (PPFY) of 99.9% PRELOAD feature permits full logical verification Reliability assured through more than 70 billion fuse hours of life testing , sum-of-products (AND-OR-XOR) structure allowing users to program custom logic functions to fit most applications , devices have userprogrammable output polarity on all outputs. A variety of speed options allow the -
OCR Scan
WF002571 1C000720

tms320cxx architecture

Abstract: digital IIR Filter verilog code been introduced for specific classes of applications, such as compression chips from C-Cube and 3D , development and implementation of DSP-based applications. Stand-alone digital signal processors (DSPs , TMS320CXX is a popular, low cost digital signal processor for these types of applications. Typical DSP , with affecting the speed or operation of the function. Compute intensive DSP applications can be , Array By Joel Rosenberg Programmable Logic Marketing & Applications Manager Digital signal
Atmel
Original
tms320cxx architecture digital IIR Filter verilog code verilog code for iir filter FPGA implementation of IIR Filter verilog code for 16*16 multiplier 16*16 array multiplier VERILOG AT6000
Abstract: an important notice concerning availability, standard warranty, and use in critical applications of , , Operating VCC Range of 0.8 V to 3.6 V Optimized for 3.3-V Operation 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation tpd = 7.4 ns Max at 3.3 V Suitable for Point-to-Point Applications Latch-Up Performance , the industry's low-power needs in battery-powered portable applications. This family ensures a very Texas Instruments
Original
Showing first 150 results.