APEX20KC datasheet and application note, data sheet, circuit, pdf, cross reference, pinout

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

APEX20KC Datasheet, Circuit, PDF, Cross Reference, & Application Note Results

		1 - 2 of about 2 for APEX20KC
APEX20KC	Altera Corporation	Programmable Logic Device	530.15 Kb, 90 Pages.

APEX20KC	Altera Corporation	Programmable Logic Device	838.3 Kb, 90 Pages.

	1 - 50 of about 59 for APEX20KC
First line: Bosch DPRAM Configurable Controller 1.01 stand-alone controller Controller Area Network (CAN) widely used automotive industrial applications. conforms Bosch 2.0B specification (2.0B Active). Core simple interface (8/16/32 configurable data width) with little endian adressing scheme. Hardware message Abstract: .. APEX20KC -7 1956 + 2 ESB 94 MHz. APEX20KE APEX20KE -1 1956 + 2 ESB 83 MHz. APEX20K APEX20K -1 1956 + 2 ESB 66 MHz. ACEX1K -1 1956 + 2 ESB 66 MHz. FLEX10KE FLEX10KE -1 1956 + 2 ESB 66 MHz. 8-bit CPU Core performance in ALTERA � devices. Device .. Tags: DPRAM Bosch FLEX10KE APEX20KE A1600 datasheet abstract..	109.38 Kb	3 Pages	Original

First line: Compliant with IEEE 1284- 2000 parallel interface protocol standard ECP_Slave Extended Capabilities Parallel Port Slave Megafunction Abstract: .. Apex20KC EP20K200-8 EP20K200-8 . 503 92 90. ApexII EP2A-8. 504 92 110. Cyclone EP1C12-7 EP1C12-7 . 496 - 119. Stratix EP1S20 EP1S20 .. Tags: datasheet abstract..	536.13 Kb	2 Pages	Original

First line: DFPSQRT Floating Point Pipelined Square Root Unit 2.90 DFPSQRT uses pipelined mathematics algorithm compute square root function. input number format according IEEE-754 standard. DFPSQRT supports single precision real numbers. SQRT operation pipelined levels. Input data every clock cycle. first resu Abstract: .. APEX20KC -7 970 62 MHz. APEX-II -7 970 83 MHz. MERCURY -5 975 99 MHz. STRATIX -5 725 96 MHz. CYCLONE -6 725 94 MHz. STRATIX-II -3 890 131 MHz. CYCLONE-II -6 730 99 MHz. Core performance in ALTERA � devices. All .. Tags: A1600 datasheet abstract..	106.8 Kb	3 Pages	Original

First line: DFP2INT Floating Point Integer Pipelined Converter 2.20 DFP2INT pipelined floating point integer converter. input output numbers format according IEEE-754 standard. DFP2INT supports single precision real numbers double word integers Bytes). Convert operation pipelined levels. Input data every clock Abstract: .. APEX20KC -7 295 88 MHz. APEX-II -7 295 114 MHz. MERCURY -5 270 208 MHz. STRATIX -5 245 184 MHz. CYCLONE -6 245 165 MHz. STRATIX-II -3 185 214 MHz. CYCLONE-II -6 265 133 MHz. Core performance in ALTERA � devices .. Tags: datasheet abstract..	98.81 Kb	3 Pages	Original

First line: DFPDIV Floating Point Pipelined Divider Unit 2.15 DFPDIV uses pipelined mathematics algorithm divide arguments. input numbers format according IEEE754 standard. DFPDIV supports single precision real number. Divide operation pipelined levels. Input data every clock cycle. first result appears after c Abstract: .. APEX20KC -7 2720 42 MHz. APEX-II -7 2720 50 MHz. MERCURY -5 2780 65 MHz. STRATIX -5 2270 88 MHz. CYCLONE -6 2270 86 MHz. STRATIX-II -3 2040 104 MHz. Core performance in ALTERA � devices. All trademarks mentioned .. Tags: ieee floating point vhdl IEEE754	98.69 Kb	3 Pages	Original

First line: DFPMUL Floating Point Pipelined Multiplier Unit 2.70 DFPMUL uses pipelined mathematics algorithm multiply arguments. input numbers format according IEEE754 standard. DFPMUL supports single precision real number. Multiply operation pipelined levels. Input data every clock cycle. first result appears Abstract: .. APEX20KC -7 1210 51 MHz. APEX-II -7 1210 67 MHz. MERCURY -5 1290 77 MHz. STRATIX -5 440+8M1 93 MHz. CYCLONE -6 1170 72 MHz. STRATIX-II -3 410+8M1 134 MHz. CYCLONE-II -6 480+8M1 117 MHz. 1 - 9-bit DSP block Core .. Tags: ieee floating point vhdl digital clock vhdl code A1600 IEEE754	99.17 Kb	3 Pages	Original

First line: DINT2FP Integer Floating Point Pipelined Converter 2.32 DINT2FP pipelined integer floating point converter. input output numbers format according IEEE-754 standard. DINT2FP supports double word integers Bytes) single precision real numbers. Convert operation pipelined levels. Input data every clock Abstract: .. APEX20KC -7 470 87 MHz. APEX-II -7 470 103 MHz. MERCURY -5 570 157 MHz. STRATIX -5 400 150 MHz. CYCLONE -6 385 156 MHz. STRATIX-II -3 330 234 MHz. CYCLONE-II -6 410 149 MHz. Core performance in ALTERA � devices .. Tags: A1600 datasheet abstract..	94.28 Kb	2 Pages	Original

First line: APEX20KC DFPADD Floating Point Pipelined Adder Unit 2.50 DFPADD uses pipelined mathematics algorithm compute arguments. input numbers format according IEEE-754 standard. DFPADD supports single precision real number. operation pipelined levels. Input data every clock cycle. first result appears after Abstract: .. APEX20KC -7 955 68 MHz. APEX-II -7 955 88 MHz. MERCURY -5 975 117 MHz. STRATIX -5 845 107 MHz. CYCLONE -6 845 104 MHz. STRATIX-II -3 690 153 MHz. CYCLONE-II -6 845 105 MHz. Core performance in ALTERA � devices .. Tags: APEX20KC ieee floating point vhdl IEEE754	98.86 Kb	3 Pages	Original

First line: verilog code for lms adaptive equalizer Table CS3810 Demodulator Interface Signal Descriptions Name RESTART Abstract: .. APEX20KC-7 Altera 10044 LEs 34 ESBs 56.82 MHz. 17.6 ns 75.76 MHz 13.2 ns Table 4: CS3810 CS3810 Symbol & Timing Recovery Programmable Logic Core - Altera. DEVICE SILICON. VENDOR. AREA MEMORY REQUIREMENT .. Tags: verilog code for lms adaptive equalizer agcp CS3810	243.17 Kb	12 Pages	Original

First line: DI2CSB Interface Slave Base version 1.15 two-wire, bi-directional serial that provides simple efficient method data transmission over short distance between many devices. DI2CSB provides interface between passive target device e.g. memory, display, pressure sensors etc. bus. works slave receiver tra Abstract: .. APEX20KC -7 95 170 MHz. APEX20KE APEX20KE -1 95 130 MHz. APEX20K APEX20K -1 95 94 MHz. ACEX1K -1 95 99 MHz. FLEX10KE FLEX10KE -1 95 95 MHz. MAX 7000AE 7000AE -4 50 107 MHz. MAX 3000A 3000A -4 50 107 MHz. MAX II -3 75 154 MHz. Core performance in ALTERA � devices .. Tags: vhdl source code for i2c memory (read and write) vhdl code for i2c verilog code for transmission line DI2CSB	105.74 Kb	4 Pages	Original

First line: DI2CS Interface Slave 3.02 two-wire, bi-directional serial that provides simple efficient method data transmission over short distance between many devices. DI2CS core provides interface between microprocessor /microcontroller bus. works slave transmitter slave receiver depending working mode determ Abstract: .. APEX20KC -7 170 150 MHz. APEX20KE APEX20KE -1 170 120 MHz. APEX20K APEX20K -1 170 90 MHz. ACEX1K -1 170 107 MHz. FLEX10KE FLEX10KE -1 170 107 MHz. MAX 7000AE 7000AE -5 83 96 MHz. MAX 3000A 3000A -5 83 104 MHz. Control Register – Contains five control .. Tags: verilog code for transmission line DI2CS	109.27 Kb	4 Pages	Original

First line: 8259 D8259 Programmable Interrupt Controller 1.04 D8259 soft Core Programmable Interrupt Controller. fully compatible with 82C59A device. D8259 Core manages 8-vectored priority interrupts processor. Programming cascade allows vectored interrupts. More than vectored interrupts accomplished programmin Abstract: .. APEX20KC -7 407 110 MHz. APEX20KE APEX20KE -1 407 93 MHz. APEX20K APEX20K -1V 407 72 MHz. ACEX1K -1 413 78 MHz. FLEX10KE FLEX10KE -1 413 76 MHz. Core performance in ALTERA � devices. All trademarks mentioned in this document are trademarks .. Tags: 8088/8086 processor 8088 MCS-80/85 MCS-80 interrupt controller vhdl code download d8259 D8254 applications of 8259 82C59A 8259 Programmable Interrupt Controller 8259 MCS-80 85	105.42 Kb	4 Pages	Original

First line: DPRAM schlumberger FPGA/CPLD CONVERSION SERVICE WITH Abstract: .. ACEX 1K APEXII APEX20KC. Xilinx XC4000E XC4000E /EX/XL/XV/XLA XC9500 XC9500 XC9500XV XC9500XV /XL. XC3000 XC3000 XC7000 XC7000 . Spartan � & Spartan XL CoolRunner � XPLA2/XPLA3. XC5200 XC5200 CoolRunnerII. Virtex & VirtexE. SpartanII & SpartanIIE .. Tags: schlumberger DPRAM MAX5000 Atmel CPLD In-System Program 4011B datasheet abstract..	1192.97 Kb	8 Pages	Original

First line: LATTICE 3000 SERIES cpld� DPRAM FPGA/CPLD CONVERSION SERVICE WITH Abstract: .. Stratix � II APEX20KC. ACEX � 1K. Xilinx XC4000E XC4000E /EX/XL/XV/XLA XC9500 XC9500 XC9500XV XC9500XV /XL. XC3000 XC3000 XC7000 XC7000 . XC5200 XC5200 CoolRunner � XPLA2/XPLA3. Spartan � & Spartan XL CoolRunnerII. SpartanII, SpartanIIE & SpartanIIIE .. Tags: DPRAM LATTICE 3000 SERIES cpldÂ LATTICE 3000 SERIES cpld LATTICE 3000 SERIES ATMEL PROM A1600 datasheet abstract..	812.24 Kb	8 Pages	Original

First line: DI2CM Interface Master 3.02 two-wire, bi-directional serial that provides simple efficient method data transmission over short distance between many devices. DI2CM core provides interface between microprocessor microcontroller bus. work master transmitter master receiver depending working mode deter Abstract: .. APEX20KC -7 290 185 MHz. APEX20KE APEX20KE -1 290 160 MHz. APEX20K APEX20K -1 290 120 MHz. ACEX1K -1 290 130 MHz. FLEX10KE FLEX10KE -1 290 140 MHz. MAX 7000AE 7000AE -5 149 64 MHz. MAX 3000A 3000A -7 149 47 MHz. Core performance in ALTERA � devices. All .. Tags: DI2CM DI2CM	142.79 Kb	6 Pages	Original

First line: DI2CMS Interface Master/Slave 1.01 two-wire, bi-directional serial that provides simple efficient method data transmission over short distance between many devices. DI2CMS core provides interface between microprocessor microcontroller bus. work master slave transmitter/receiver depending working mod Abstract: .. APEX20KC -7 394 150 MHz. APEX20KE APEX20KE -1 394 120 MHz. APEX20K APEX20K -1 394 90 MHz. ACEX1K -1 411 107 MHz. FLEX10KE FLEX10KE -1 411 107 MHz. MAX 2 -3 291 187 MHz. MAX 7000AE 7000AE -5 198 67 MHz. MAX 3000A 3000A -7 198 49 MHz. Core performance in ALTERA .. Tags: DI2CMS	116.97 Kb	6 Pages	Original

First line: D68000 16/32-bit Microprocessor 1.15 D68000 soft core binary-compatible with industry standard 68000 32-bit microcontroller. D68000 16-bit data 24-bit address data bus. code compatible with MC68008 upward code compatible with MC68010 virtual extensions MC68020 32-bit implementation architecture. D68 Abstract: .. APEX20KC -7 6332 37 MHz. APEX-II -7 6657 40 MHz. MERCURY -5 7086 45 MHz. STRATIX -5 6862 49 MHz. CYCLONE -6 6604 44 MHz. Core performance in ALTERA � devices. C O N T A C T S For any modification or special request .. Tags: mc68010 MC68008 D68000* MC68008 MC68010 MC68020	107.75 Kb	4 Pages	Original

First line: DFPMU Floating Point Coprocessor 2.05 DFPMU Floating Point Coprocessor, designed assist performing floating point mathematic computations. DFPMU directly replaces software functions, equivalent, very fast hardware operations, which significantly accelerate system performance. doesn't require program Abstract: .. APEX20KC -7 5150 58 MHz. APEX-II -7 5150 73 MHz. CYCLONE -6 4650 90 MHz. CYCLONE-II -6 4520 96 MHz. STRATIX -5 4460 108 MHz. STRATIX-II -3 3300 168 MHz. Core performance in ALTERA � devices. datai 31:0 1 datao .. Tags: vhdl code for cordic CORDIC DP8051	110.47 Kb	5 Pages	Original

First line: DSPIS DSPIS Serial Peripheral Interface -Slave 1.01 DSPIS fully configurable slave device, designated operate with passive devices like memories, drivers etc. DSPIS allows user configure polarity phase serial clock signal SCK. serial clock line (SCK) synchronizes shifting sampling information indepe Abstract: .. APEX20KC -7 82 241 MHz. APEX20KE APEX20KE -1 82 202 MHz. APEX20K APEX20K -1 82 140 MHz. ACEX1K -1 87 196 MHz. FLEX10KE FLEX10KE -1 87 204 MHz. MAX2 -3 79 257 MHz. MAX3K -5 57 114 MHz. MAX7K -5 57 114 MHz. Core performance in ALTERA � devices .. Tags: DSPIS APEX20KE datasheet abstract..	113.63 Kb	5 Pages	Original

First line: DPRAM Media Access Controller 2.07 hardware implementation media access control protocol defined IEEE standard. cooperation with external device enables network functionality design. capable transmitting receiving Ethernet frames from network. Half full duplex modes supported, well Mbit/s speed. cor Abstract: .. APEX20KC -7 1622 + 4 kB RAM 127 / 118 / 117. APEX20KE APEX20KE -1 1622 + 4 kB RAM 108 / 99 / 111. APEX20K APEX20K -1 1622 + 4 kB RAM 86 / 87 / 88. Core performance in ALTERA � devices. All trademarks mentioned in this document are .. Tags: DPRAM CRC-32	106.89 Kb	4 Pages	Original

First line: DI2CM Interface Master 3.08 two-wire, bi-directional serial that provides simple efficient method data transmission over short distance between many devices. DI2CM core provides interface between microprocessor microcontroller bus. work master transmitter master receiver depending working mode deter Abstract: .. APEX20KC -7 268 180 MHz. APEX20KE APEX20KE -1 268 160 MHz. APEX20K APEX20K -1 268 122 MHz. ACEX1K -1 287 135 MHz. FLEX10KE FLEX10KE -1 287 140 MHz. MAX 2 -3 241 187 MHz. MAX 7000AE 7000AE -5 137 67 MHz. MAX 3000A 3000A -7 137 49 MHz. Core performance in .. Tags: DI2CM DI2CM	114.55 Kb	5 Pages	Original

First line: DFPAU Floating Point Arithmetic Coprocessor 2.05 DFPAU Floating Point Arithmetic Coprocessor, designed assist performing floating point arithmetic computations. DFPAU directly replaces software functions, equivalent, very fast hardware operations, which significantly accelerate system performance. d Abstract: .. APEX20KC -7 2640 57 MHz. APEX-II -7 2640 70 MHz. CYCLONE -6 2410 91 MHz. CYCLONE-II -6 2280 96 MHz. STRATIX -5 2210 115 MHz. STRATIX-II -3 1680 169 MHz. Core performance in ALTERA � devices. Mantissa. Align .. Tags: DP8051	109.92 Kb	5 Pages	Original

First line: verilog code for lms adaptive equalizer cs3810* CS3810 Demodulator Abstract: .. APEX20KC-7 Altera 10044 LEs 34 ESBs 56.82 MHz. 17.6 ns 75.76 MHz 13.2 ns Table 4: CS3810 CS3810 Symbol & Timing Recovery Programmable Logic Core - Altera. DEVICE SILICON. VENDOR. AREA MEMORY REQUIREMENT .. Tags: verilog code for lms adaptive equalizer equalizer datasheet lms cs3810* agcp CS3810	224.61 Kb	12 Pages	Original

First line: uart vhdl fpga D16450 Configurable UART 2.07 D16450 soft Core Universal Asynchronous Receiver/Transmitter (UART) functionally identical TL16C450. D16450 performs serial-to-parallel conversion data characters received from peripheral device MODEM, parallel-to-serial conversion data characters receive Abstract: .. APEX20KC -7 340 143 MHz. APEX20KE APEX20KE -1 340 122 MHz. APEX20K APEX20K -1 340 83 MHz. ACEX1K -1 363 99 MHz. FLEX10KE FLEX10KE -1 363 98 MHz. Core performance in ALTERA � devices. D 1 6 X 5 0 U A R T S F A M I L Y O V E R V I E W. The family of DCD D16X50 D16X50 .. Tags: uart vhdl fpga vhdl code for 8 bit ODD parity generator verilog code for uart communication datasheet of 16450 UART D16754 APEX20KE a VHDL description for an 8-bit even/odd parity c TL16C450	129.84 Kb	6 Pages	Original

First line: DSPI Serial Peripheral Interface Master/Slave 2.07 fully configurable master/slave device, which allows user configure polarity phase serial clock signal SCK. allows microcontroller communicate with serial peripheral devices. also capable interprocessor communications multi-master system. serial clo Abstract: .. APEX20KC -7 196 211 MHz. APEX20KE APEX20KE -1 196 169 MHz. APEX20K APEX20K -1 196 135 MHz. ACEX1K -1 205 156 MHz. FLEX10KE FLEX10KE -1 205 156 MHz. MAX2 -3 181 209 MHz. MAX3K -5 119 96 MHz. MAX7K -5 119 96 MHz. Core performance in ALTERA � .. Tags: DSPI A1600 SS7O SS0O	90.2 Kb	6 Pages	Original

First line: DSPI_FIFO Serial Peripheral Interface Master/Slave with FIFO 1.07 DSPI_FIFO fully configurable master/slave device, which allows user configure polarity phase serial clock signal SCK. DSPI_FIFO allows microcontroller communicate with serial peripheral devices. also capable interprocessor communicati Abstract: .. APEX20KC -7 369 152 MHz. APEX20KE APEX20KE -1 369 115 MHz. APEX20K APEX20K -1 369 94 MHz. ACEX1K -1 369 103 MHz. FLEX10KE FLEX10KE -1 369 103 MHz. Core performance in ALTERA � devices. T r a n s f e r F o r m a t s. Software can select any of four .. Tags: A1600 SS7O SS0O	91.93 Kb	6 Pages	Original

First line: DRPIC1655X High Performance Configurable 8-bit RISC Microcontroller 2.15 DRPIC1655X low-cost, high performance, 8-bit, fully static soft Core, dedicated operation with fast (typically onchip) dual ported memory. core been designed with special concern about power consumption. DRPIC1655X soft core so Abstract: .. APEX20KC -7 1131 81 MHz. APEX20KE APEX20KE -1 1131 70 MHz. APEX20K APEX20K -1 1131 41 MHz. ACEX1K -1 1150 64 MHz. FLEX10KE FLEX10KE -1 1150 59 MHz. Core performance in ALTERA � devices. Area utilized by the each unit of DRPIC1655X DRPIC1655X core .. Tags: vhdl code for usart PIC16C55X PIC16C554 PIC16C554 PIC16C558	139.88 Kb	8 Pages	Original

First line: DF6811CPU 8-bit FAST Microcontrollers Family 2.17 Document contains brief description DF6811CPU core functionality. DF6811CPU advanced 8-bit Core with highly sophisticated, chip peripheral capabilities. DF6811CPU soft core binarycompatible with industry standard 68HC11 8-bit microcontroller achieve Abstract: .. APEX20KC -7 1809 46 MHz. APEX20KE APEX20KE -1 1809 42 MHz. ACEX1K -1 1785 34 MHz. FLEX10KE FLEX10KE -1 1785 32 MHz. Core performance in ALTERA � devices. I M P R O V E M E N T For user the most important is application speed improvement .. Tags: arithmetic instruction for microcontroller 68HC11 DF6811CPU	145.17 Kb	7 Pages	Original

First line: DF6808 8-bit FAST Microcontrollers Family 1.04 Document contains brief description DF6808 core functionality. DF6808 advanced 8-bit Core with highly sophisticated, chip peripheral capabilities. DF6808 soft core binary-compatible with industry standard 68HC08 8-bit microcontroller achieve performance Abstract: .. APEX20KC -7 2531 48 MHz. APEX20KE APEX20KE -1 2531 41 MHz. ACEX1K -1 2536 36 MHz. FLEX10KE FLEX10KE -1 2536 36 MHz. Core performance in ALTERA � devices. Area utilized by the each unit of DF6808 DF6808 core in vendor specific technologies .. Tags: verilog code for uart communication DF6808 DF6808	158.61 Kb	9 Pages	Original

First line: DFPIC1655X High Performance Configurable 8-bit RISC Microcontroller 2.02 DFPIC1655X low-cost, high performance, 8-bit, fully static soft Core, dedicated operation with fast memory (typically on-chip). core been designed with special concern about power consumption. DFPIC1655X software compatible wit Abstract: .. APEX20KC -7 739 61 MHz. APEX20KE APEX20KE -1 739 56 MHz. APEX20K APEX20K -1 739 50 MHz. ACEX1K -1 804 39 MHz. FLEX10KE FLEX10KE -1 804 38 MHz. Core performance in ALTERA � devices. I M P R O V E M E N T Most instruction of DFPIC1655X DFPIC1655X is exe .. Tags: vhdl code for usart vhdl code for spi controller implementation on fp verilog HDL program to generate PWM PIC16C55X PIC16C554 free vhdl code download for usart PIC16C554 PIC16C558	133.92 Kb	7 Pages	Original

First line: DP8051CPU Pipelined High Performance 8-bit Microcontroller 4.02 DP8051CPU ultra high performance, speed optimized soft core singlechip 8-bit embedded controller dedicated operation with fast (typically on-chip) slow (off-chip) memories. core been designed with special concern about performance power Abstract: .. APEX20KC -7 79 MHz. APEX-II -7 74 MHz. MERCURY -5 101 MHz. CYCLONE -6 93 MHz. CYCLONE-II -6 95 MHz .. Tags: verilog code for uart communication function of internal data memory microcontroller DP8051CPU DP8051CPU	169.93 Kb	10 Pages	Original

First line: D16750 Configurable UART with FIFO 2.08 D16750 soft Core Universal Asynchronous Receiver/Transmitter (UART) functionally identical TL16C750. D16750 allows serial transmission modes: UART mode FIFO mode. FIFO mode internal FIFOs activated allowing bytes (plus bits error data byte RCVR FIFO) stored bo Abstract: .. APEX20KC -7 5111 135 MHz. APEX20KE APEX20KE -1 5111 96 MHz. APEX20K APEX20K -1 5111 87 MHz. ACEX1K -1 5431 93 MHz. FLEX10KE FLEX10KE -1 5431 94 MHz. 1 - FIFOs implemented in EAB’s – 1216 Bits Core performance in ALTERA � devices. All .. Tags: verilog code for uart communication D16750 TL16C750	135.41 Kb	7 Pages	Original

First line: D16550 Configurable UART with FIFO 2.08 D16550 soft Core Universal Asynchronous Receiver/Transmitter (UART) functionally identical TL16C550A. D16550 allows serial transmission modes: UART mode FIFO mode. FIFO mode internal FIFOs activated allowing bytes (plus bits error data byte RCVR FIFO) stored b Abstract: .. APEX20KC -7 4791 141 MHz. APEX20KE APEX20KE -1 4791 123 MHz. APEX20K APEX20K -1V 4791 94 MHz. ACEX1K -1 5001 104 MHz. FLEX10KE FLEX10KE -1 5001 102 MHz. 1 - FIFOs implemented in EAB’s – 304 Bits Core performance in ALTERA � devices .. Tags: verilog code for uart communication TL16C550A TL16C550A	134.85 Kb	7 Pages	Original

First line: DRPIC166X High Performance Configurable 8-bit RISC Microcontroller 2.15 DRPIC166X low-cost, high performance, 8-bit, fully static soft Core, dedicated operation with fast (typically onchip) dual ported memory. core been designed with special concern about power consumption. DRPIC166X soft core softw Abstract: .. APEX20KC -7 1695 64 MHz. APEX20KE APEX20KE -1 1695 54 MHz. APEX20K APEX20K -1 1695 50 MHz. ACEX1K -1 1695 52 MHz. FLEX10KE FLEX10KE -1 1695 54 MHz. Core performance in ALTERA � devices. Area utilized by the each unit of DRPIC166X DRPIC166X core .. Tags: vhdl code for usart verilog HDL program to generate PWM free vhdl code download for usart PIC16C6X	142.42 Kb	8 Pages	Original

First line: DF6805 8-bit FAST Microcontrollers Family 1.04 Document contains brief description DF6805 core functionality. DF6805 advanced 8-bit Core with highly sophisticated, chip peripheral capabilities. DF6805 soft core binary-compatible with industry standard 68HC05 8-bit microcontroller achieve performance Abstract: .. APEX20KC -7 1698 55 MHz. APEX20KE APEX20KE -1 1698 47 MHz. ACEX1K -1 1739 41 MHz. FLEX10KE FLEX10KE -1 1739 41 MHz. Core performance in ALTERA � devices. Area utilized by the each unit of DF6805 DF6805 core in vendor specific technologies .. Tags: verilog code for uart communication DF6805 DF6805	154.04 Kb	8 Pages	Original

First line: DFPIC165X High Performance 8-bit RISC Microcontroller 2.01 DFPIC165X low-cost, high performance, 8-bit, fully static soft Core, dedicated operation with fast memory (typically on-chip). core been designed with special concern about power consumption. DFPIC165X software compatible with industry stand Abstract: .. APEX20KC -7 635 68 MHz. APEX20KE APEX20KE -1 635 56 MHz. APEX20K APEX20K -1 635 45 MHz. ACEX1K -1 648 50 MHz. FLEX10KE FLEX10KE -1 648 48 MHz. CPU – consisted of ALU, Control Unit, Bus Controller, Hardware Stack, 256 B RAM, 4k of Program .. Tags:* vhdl code for spi controller implementation on fp PIC16C58 PIC16C54 PIC16C55 PIC16C56 PIC16C57 PIC16C58	128.96 Kb	6 Pages	Original

First line: D16550 D16550 Configurable UART with FIFO 2.03 D16550 soft Core Universal Asynchronous Receiver/Transmitter (UART) functionally identical TL16C550A. D16550 allows serial transmission modes: UART mode FIFO mode. FIFO mode internal FIFOs activated allowing bytes (plus bits error data byte RCVR FIFO) s Abstract: .. APEX20KC -7 5071 127 MHz. APEX20KE APEX20KE -1 5071 103 MHz. APEX20K APEX20K -1 5071 103 MHz. ACEX1K -1 5091 88 MHz. FLEX10KE FLEX10KE -1 5091 81 MHz. 1 - FIFOs implemented in EAB’s – 304 Bits Core performance in ALTERA � devices. D 1 .. Tags: D16550 verilog code for uart communication TL16C550A 12 f 5091 TL16C550A	96.65 Kb	6 Pages	Original

First line: Transistor hall w12 MSAN-188 Implementing GTLP Drivers Mb/s Backplanes Abstract: .. APEX20KE APEX20KE , APEX20KC. 1.8V. CPLD Cypress Delta39K Delta39K 3.3V. CL CL CL. RT CL. λ. Application Note MSAN-188 MSAN-188 .. Tags: Transistor hall w12 MSAN-188	122.82 Kb	11 Pages	Original

First line: DP80C51 Pipelined High Performance 8-bit Microcontroller 4.01 DP80C51 ultra high performance, speed optimized soft core single-chip 8bit embedded controller dedicated operation with fast (typically on-chip) slow (offchip) memories. core been designed with special concern performance power consumptio Abstract: .. APEX20KC -7 78 MHz. APEX-II -7 76 MHz. MERCURY -5 100 MHz. CYCLONE -6 91 MHz. CYCLONE-II -6 93 MHz .. Tags: verilog code for uart communication DP80C51 DP80C51	167.63 Kb	10 Pages	Original

First line: DP8051 Pipelined High Performance 8-bit Microcontroller 4.03 DP8051 ultra high performance, speed optimized soft core single-chip 8bit embedded controller dedicated operation with fast (typically on-chip) slow (offchip) memories. core been designed with special concern about performance power consum Abstract: .. APEX20KC -7 78 MHz. APEX-II -7 76 MHz. MERCURY -5 100 MHz. CYCLONE -6 91 MHz. CYCLONE-II -6 93 MHz .. Tags: vhdl code for rs232 receiver verilog code for uart communication DP8051 DP8051	169.51 Kb	10 Pages	Original

First line: DF6811 8-bit FAST Microcontrollers Family 3.01 Document contains brief description DF6811 core functionality. DF6811 advanced 8-bit Core with highly sophisticated, chip peripheral capabilities. DF6811 soft core binary-compatible with industry standard 68HC11 8-bit microcontroller achieve performance Abstract: .. APEX20KC -7 2972 43 MHz. APEX20KE APEX20KE -1 2972 39 MHz. ACEX1K -1 3023 33 MHz. FLEX10KE FLEX10KE -1 3023 33 MHz. Core performance in ALTERA � devices. Area utilized by the each unit of DF6811 DF6811 core in vendor specific technologies .. Tags: verilog code for uart communication DF6811	123.21 Kb	9 Pages	Original

First line: DP80390CPU Pipelined High Performance 8-bit Microcontroller 4.02 DP80390CPU ultra high performance, speed optimized soft core singlechip 8-bit embedded controller dedicated operation with fast (typically on-chip) slow (off-chip) memories. supports linear code linear data spaces. core been designed w Abstract: .. APEX20KC -7 76 MHz. APEX-II -7 74 MHz. MERCURY -5 101 MHz. CYCLONE -6 93 MHz. CYCLONE-II -6 95 MHz .. Tags: DP80390CPU DP80390CPU	169.49 Kb	10 Pages	Original

First line: DP80390 Pipelined High Performance 8-bit Microcontroller 4.02 DP80390 ultra high performance, speed optimized soft core single-chip 8bit embedded controller dedicated operation with fast (typically on-chip) slow (offchip) memories. supports linear code linear data spaces. core been designed with spe Abstract: .. APEX20KC -7 78 MHz. APEX-II -7 76 MHz. MERCURY -5 100 MHz. CYCLONE -6 91 MHz. CYCLONE-II -6 93 MHz .. Tags: verilog code for uart communication LIN VHDL source code DP80390 DP80390	174.73 Kb	10 Pages	Original

First line: DP8051XP Pipelined High Performance 8-bit Microcontroller 4.05 DP8051XP ultra high performance, speed optimized soft core single-chip 8bit embedded controller dedicated operation with fast (typically on-chip) slow (offchip) memories. core been designed with special concern about performance power co Abstract: .. APEX20KC -7 66 MHz. APEX-II -7 72 MHz. MERCURY -5 95 MHz. CYCLONE -6 85 MHz. CYCLONE-II -6 91 MHz .. Tags: vhdl code for cordic verilog code for cordic DP8051XP DP8051XP	194.43 Kb	12 Pages	Original

First line: DP80390CPU* DP80390XP Pipelined High Performance 8-bit Microcontroller 4.05 DP80390XP ultra high performance, speed optimized soft core singlechip 8-bit embedded controller dedicated operation with fast (typically on-chip) slow (off-chip) memories. supports linear code linear data spaces. core been Abstract: .. APEX20KC -7 66 MHz. APEX-II -7 72 MHz. MERCURY -5 95 MHz. CYCLONE -6 85 MHz. CYCLONE-II -6 91 MHz .. Tags: DP80390CPU* vhdl code for cordic DP80390XP DP80390XP	196.34 Kb	13 Pages	Original

First line: HSTL standards SSTL-18 Selectable Standards Arria Devices AGX52008-1.2 This chapter provides guidelines using industry standards ArriaTM devices, including: Abstract: .. GX devices are compatible with the 1.8-V HSTL I/O standard in APEX 20KE 20KE , APEX20KC, and in Arria GX devices themselves because the input and output voltage thresholds are compatible Figures 8 .. Tags: SSTL-18 HSTL standards AGX52008-1	265.82 Kb	38 Pages	Original

First line: class sstl Selectable Standards Arria Devices AGX52008-1.1 This chapter provides guidelines using industry standards ArriaTM devices, including: Abstract: .. GX devices are compatible with the 1.8-V HSTL I/O standard in APEX 20KE 20KE , APEX20KC, and in Arria GX devices themselves because the input and output voltage thresholds are compatible Figures 8 .. Tags: class sstl on-chip termination 1998 HSTL standards AGX52008-1	255.52 Kb	38 Pages	Original

First line: uart vhdl fpga ep1s20b672c6 ASIC FPGA Design Methodology Guidelines July 2003, ver. Application Note cost designing ASICs increasing every year. addition non-recurring engineering (NRE) mask costs, development costs increasing ASIC design complexity. Issues such power, signal integrity, clock tree s Abstract: .. HardCopy APEX 20KE 20KE / APEX20KC. Open Quartus HardCopy Optimization. Project. Compile to a. HardCopy Stratix Device .qar File for Delivery to Altera. Yes. No. Estimated fMAX of HardCopy Stratix Device .. Tags: ep1s20b672c6 uart vhdl fpga Synplify digital clock using logic gates clock tree guidelines ASIC datasheet abstract..	1056.19 Kb	58 Pages	Original

First line: Section Standards This section provides information ArriaTM single-ended, voltage-referenced, differential standards. This section contains following chapters: Chapter Selectable Standards Arria Devices Chapter High-Speed Differential Interfaces with Arria Devices Abstract: .. GX devices are compatible with the 1.8-V HSTL I/O standard in APEX 20KE 20KE , APEX20KC, and in Arria GX devices themselves because the input and output voltage thresholds are compatible Figures 8 .. Tags: datasheet abstract..	403.52 Kb	66 Pages	Original

First line: APEX 20KC Programmable Logic Device Abstract: .. A-DS-APEX20KC-01.1. Features.. . Programmable logic device PLD manufactured using a 0.15-. μ. m all-. layer copper-metal fabrication process ‐ 25 to 35. % faster design performance than APEX .. Tags: datasheet abstract..	838.3 Kb	90 Pages	Original

Datasheets per page: 50 \| 250 \| 500