NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Datasheet Search Results

Part Manufacturer Description PDF Type Ordering
AB36 Zarlink Semiconductor, Inc. Input Buffering Needs for the PDSP16510
ri

5 pages,
48.62 Kb

Original Buy
datasheet frame
AB-36 Fairchild Semiconductor CRT Monitors
ri

3 pages,
144.26 Kb

Original Buy
datasheet frame
AB-3.6864MHZ-B2 Abracon Corporation AB Series HC49U Crystals, ABLS Series HC49US SMD Crystals, ABL Series HC49US Crystals, ABM3 Series 5.0 x 3.2 SMD Crystals
ri

1 pages,
124.19 Kb

Original Buy
datasheet frame

Catalog Search Results

Catalog Datasheet Results Type PDF Document Tags
Abstract: Application Brief AB36 Jitter Measurement Techniques by Nelson Soo Clock Jitter Jitter can be defined as the , 11/30/00 Application Brief AB-36 , Jitter 2 11/30/00 Application Brief AB-36 ... Original
datasheet

3 pages,
25.43 Kb

PI6C2510-133 AB36 AB-36 datasheet abstract
datasheet frame
Abstract: AB-36 APPLICATION BRIEF 80186 80188 DMA Latency STEVE FARRER APPLICATIONS ENGINEER April 1989 Order Number 270525-001 Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement of any patent or copyright , LATENCY CONTENTS DMA REQUEST GENERATION Conditions Affecting DMA Latency PAGE 1 1 AB-36 , Synchronization 1 AB-36 Address Code FA058 FA058 FA059 FA059 FA05A FA05A 90 90 2E87060100 2E87060100 Instruction NOP ... Original
datasheet

6 pages,
128.25 Kb

Photo diode TFK S 186 P B10M 80188 AB-36 intel 80188 intel DMA controller Unit for 80186 AB-36 abstract
datasheet frame
Abstract: www.fairchildsemi.com AB-36 CRT Monitors CM-64W-FS8S0765 CM-64W-FS8S0765 ­ 64 Watts Application FPS Device Input Voltage Range Rated Output Power CRT Monitors FS8S0765RCB FS8S0765RCB 85­265 Vac Output Voltage (Rated Current) 64W 80V (0.15A) 50V (0.70A) 14V (0.8A) -14V (0.3A) 6.5V (0.3A , Regulator Output 5V R202 700 0.25W R203 4k 0.25W REV. 1.00 2/28/05 AB-36 APPLICATION , uH Short all other pins REV. 1.00 2/28/05 AB-36 APPLICATION BRIEF TRADEMARKS The ... Original
datasheet

3 pages,
144.27 Kb

C105 AB-36 Core/eer3540 D203 10D471K eer3540 F D203 FS8S0765RCB KBL406 R101 10D-9 UF5402 VAR101 D206 transistor c114 AB-36 abstract
datasheet frame
Abstract: AB36 AB36 Input Buffering Needs for the PDSP16510 PDSP16510 Application Brief AB36 ISSUE 1.0 January 1995 BACKGROUND The PDSP16510 PDSP16510 FFT Processor contains 1K x 32 bits of internal RAM, enough to , PDSP16540 PDSP16540 Bucket Buffer 1 AB36 THE PDSP16540 PDSP16540 BUCKET BUFFER This device is essentially a 1k x 32 bit , WS INEN WEN DEF GND R OUTPUT CLOCK COMPLEX SPECTRAL DATA AB36 The DAV , Figure 3. A 256 Point System with Non Standard Overlaps 3 AB36 at the system level. The required ... Original
datasheet

6 pages,
53.22 Kb

PDSP16540 PDSP16510 AB36 PDSP1510 PDSP16510 abstract
datasheet frame
Abstract: AB36 AB36 Input Buffering Needs for the PDSP16510 PDSP16510 Application Brief AB36 ISSUE 1.0 January 1995 BACKGROUND The PDSP16510 PDSP16510 FFT Processor contains 1K x 32 bits of internal RAM, enough to , PDSP16540 PDSP16540 Bucket Buffer 1 AB36 THE PDSP16540 PDSP16540 BUCKET BUFFER This device is essentially a 1k x 32 bit , WS INEN WEN DEF GND R OUTPUT CLOCK COMPLEX SPECTRAL DATA AB36 The DAV , Figure 3. A 256 Point System with Non Standard Overlaps 3 AB36 at the system level. The required ... Original
datasheet

5 pages,
48.62 Kb

PDSP16540 PDSP16510 AB36 PDSP1510 PDSP16510 abstract
datasheet frame
Abstract: , AT16, AT36 B22, D34, E11, E27, F16, L5, L33, P4, T6, T36, V32, AB36, AG5, AG33, AH2, AM18, AM32 ... Original
datasheet

3 pages,
48.74 Kb

AE13 af14 Ah-36 AM20 an17 c33 AN25 AN29 AN37 AR37 AU37 diode t25 4 E5 EPF10K50 AP4 89 T36 diode diode t25 4 L5 EPF10K50 abstract
datasheet frame
Abstract: AA5 AA7 AA33 AA35 AA37 AA39 AB2 AB4 AB6 AB34 AB36 AB38 AC1 AC3 AC5 AC7 AC33 AC35 ... Original
datasheet

3 pages,
184.25 Kb

PA-IPGA447-01 AB34 AB36 AD38 AE37 AF34 AG39 AH34 ak38 an17 c33 AP 309 AU35 426 b34 ak36 AR33 PA-IPGA447-01 abstract
datasheet frame
Abstract: solder mask. Application Brief AB36 provides extensive details of this layout including the solder ... Original
datasheet

18 pages,
1548.03 Kb

JESD22-A114-E DS41 AB36 LXCL-EYW4 datasheet abstract
datasheet frame
Abstract: Vss P38 Vss V2 Vss Y4 Vss Y36 Vss AB6 Vss AB36 Vss AB38 Vss AF2 Vss AF34 ... OCR Scan
datasheet

11 pages,
280.35 Kb

transistor c3355 AD38 AF34 AH36 AM2 pinout an17 c33 AU35 AV32 R4000 R4000MC R4000PC R4000SC 11 ak 30 a4 F1 J37 AU13 datasheet abstract
datasheet frame
Abstract: B28 AC38 AB36 AC36 AC35 GND AF38 AD36 AE36 AG38 AD3 AC3 VCC GND 40 AD1 GND AD2 GND ... Original
datasheet

16 pages,
165.43 Kb

NQPACK064SB n38 transistor MB91460 MB2198-10 AF35 diode ak38 au38 satellite a75 AH36 diode ae38 G37 IC ae38 SS01-71060-1E LQFP-64P SS01-71060-1E abstract
datasheet frame
Abstract: AB-36 48-PIN 48-PIN PLASTIC QFP (10x10) A B 36 25 detail of lead end 24 37 S C D Q 48 R 13 1 12 F J G H I M K P S N S L M NOTE Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition. ITEM MILLIMETERS A 12.2�4 B 10.0�2 C 10.0�2 D 12.2�4 F 1.4 G 1.4 H 0.30�10 I J 0.15 0.65 (T.P.) K 1.1�2 L 0.6�2 M 0.20 +0.10 -0.05 N ... Original
datasheet

1 pages,
9.28 Kb

48-PIN 48-PIN abstract
datasheet frame
Abstract: 48-PIN 48-PIN PLASTIC QFP (FINE PITCH) (7x7) A B 36 37 25 24 detail of lead end S C D Q 48 R 13 12 1 F G J H I M K P S N S L M NOTE Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition. ITEM MILLIMETERS A 9.0�2 B 7.0�2 C 7.0�2 D 9.0�2 F 0.75 G 0.75 H 0.22 +0.05 -0.04 I J 0.10 0.5 (T.P.) K 1.0�2 L 0.5�2 M 0.145+ ... Original
datasheet

1 pages,
9.08 Kb

48-PIN 48-PIN abstract
datasheet frame
Abstract: s: j H D 1 I od U ; 19.5 19.5 103.7 h: 31 I I File No.|FE7E-RC7-XXPBBX4sHEET 1 / 1 specifications Current Rating : 5 AMP Dielectric Withstanding Voltage : 1000V For 1 Minute Insulator Resistance : 1000 Megohms Min. At DC 500V Temperature : -55"C To +105*C Shell : Steel ,Zine Plated Or Tin/Nickel Plated Contact : Phosphor Bronze Or Brass Gold Flash Plated 30u" Insulator : PBT & Glass- Fiber Reinforced UL 94V-0 Circuits A B 36 67.7 59.7 50 82.8 74.9 ... OCR Scan
datasheet

1 pages,
51.08 Kb

datasheet abstract
datasheet frame
Abstract: 48 PIN PLASTIC QFP (10 10) A B 36 25 24 37 detail of lead end C D S R Q 48 13 12 1 F J G I H M K P M N L NOTE Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition. ITEM A MILLIMETERS 12.2�4 INCHES 0.480�016 B 10.0�2 0.394 +0.008 �009 C 10.0�2 0.394 +0.008 �009 D 12.2�4 0.480�016 F G 1.4 1.4 0.055 0.055 H 0.30�10 ... Original
datasheet

1 pages,
11.41 Kb

datasheet abstract
datasheet frame
Abstract: 48 PIN PLASTIC QFP (FINE PITCH) ( 7) A B 36 37 25 24 F Q R S D C detail of lead end 48 13 12 1 G H I M J M P K N L NOTE Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition. ITEM MILLIMETERS INCHES A 9.0�2 0.354 +0.009 �008 B 7.0�2 0.276 +0.008 �009 C 7.0�2 0.276 +0.008 �009 D 9.0�2 0.354 +0.009 �008 ... Original
datasheet

1 pages,
10.84 Kb

datasheet abstract
datasheet frame
Abstract: Plastic Packages for Integrated Circuits Package Outline Drawing L36.6x6 36 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 5, 08/08 6.00 6 PIN #1 INDEX AREA 32x 0.50 A B 36 28 6 27 6.00 PIN 1 INDEX AREA 1 4.15 +0.10/-0.15 4X 4.00 9 19 (4X) 0.15 10 18 36X 0.55 ± 0.10 36X 0.25 +0.05/-.07 4 0.10 M C A B BOTTOM VIEW TOP VIEW ( 5.65 ) ( 4.15) Exp. Dap. SEE DETAIL "X" ( 5.65 ) 0.10 C Max 0.80 C ( 32x 0.50) 0. ... Original
datasheet

1 pages,
49.17 Kb

DAP 08 ICs DAP 08 DAP 07 datasheet abstract
datasheet frame
Abstract: Mounting Pad Packing Name NEC Tray LA-A04-1 LA-A04-1 48 pin QFP (7 Ã- 7) Terminal Spacing Linear = 0.5 A B 36 37 25 24 F Q R S D C detail of lead end 48 13 12 1 G H I M J M P K N L NOTE ITEM A 9.0±0.2 INCHES 0.354+0.009 ­0.008 B 7.0±0.2 0.276 +0.008 ­0.009 C 7.0±0.2 0.276 +0.008 ­0.009 D Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maxi ... Original
datasheet

1 pages,
16.17 Kb

LA-A04-1 LA-A04-1 abstract
datasheet frame
Abstract: Mounting Pad Packing Name NEC Tray LA-295A-1 LA-295A-1 48 pin QFP (10 Ã- 10) Terminal Spacing Linear = 0.65 A B 36 25 24 37 detail of lead end C D S R Q 48 13 12 1 F J G I H M K P M N L NOTE Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition. ITEM A MILLIMETERS 12.2±0.4 INCHES 0.480±0.016 B 10.0±0.2 0.394 +0.008 ­0.009 C 10.0±0.2 0.394 + ... Original
datasheet

1 pages,
15.61 Kb

LA-295A-1 LA-295A-1 abstract
datasheet frame

Extended Electronics Archive (Experimental)

Abstract Saved from Date Saved File Size Type Download
Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer.
 
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. 135831 bytes 27052501.pdf Legal
www.datasheetarchive.com/files/intel/products/design/intarch/applnots/ab36.htm
Intel 23/10/1996 1.79 Kb HTM ab36.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. 135831 bytes 27052501.pdf Legal
www.datasheetarchive.com/files/intel/products/design/specenvn/intarch/applnots/ab36.htm
Intel 23/10/1996 1.82 Kb HTM ab36.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. 135831 bytes 27052501.pdf Legal stuff
www.datasheetarchive.com/files/intel/design/specenvn/intarch/applnots/ab36.htm
Intel 31/01/1997 1.46 Kb HTM ab36.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. File Name/Size: 27052501.pdf 135831
www.datasheetarchive.com/files/intel/design/intarch/applnots/270525-v5.htm
Intel 31/10/1997 2.23 Kb HTM 270525-v5.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. File Name/Size: 27052501.pdf 133519 bytes
www.datasheetarchive.com/files/intel/design/intarch/applnots/270525-v3.htm
Intel 01/08/1998 2.18 Kb HTM 270525-v3.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. File Name/Size: 27052501.pdf 133519 bytes
www.datasheetarchive.com/files/intel/design/intarch/applnots/270525-v6.htm
Intel 30/10/1998 2.17 Kb HTM 270525-v6.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. File Name/Size: 27052501.pdf 135831 bytes Download From
www.datasheetarchive.com/files/intel/design/intarch/applnots/270525-v2.htm
Intel 03/08/1997 1.44 Kb HTM 270525-v2.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. File Name/Size: 27052501.pdf 133519 bytes
www.datasheetarchive.com/files/intel/design/intarch/applnots/270525-v7.htm
Intel 30/04/1998 2.17 Kb HTM 270525-v7.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which affect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. File Name/Size: 27052501.pdf 133519 bytes
www.datasheetarchive.com/files/intel/design/intarch/applnots/270525.htm
Intel 01/02/1999 2.37 Kb HTM 270525.htm
AB-36 80186/80188 DMA Latency AB-36 80186/80188 DMA Latency When using the DMA controller of the 80186 and 80188, there are several operating conditions which fect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency. 27052501.pdf Legal stuff
www.datasheetarchive.com/files/intel/design/litcentr/lw/183de.htm
Intel 31/01/1997 1.58 Kb HTM 183de.htm