500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : M80C85AH Supplier : OKI Electric Industry Manufacturer : ComSIT Stock : 272 Best Price : - Price Each : -
Shipping cost not included. Currency conversions are estimated. 

80C85AH

Catalog Datasheet MFG & Type PDF Document Tags

80c85

Abstract: 80C85AH -pin Plastic QFP(QFP44-P-910-0.80-2K): (Product name: M SM 80C85AHGS-2K) 1/29 O K I Sem iconductor M , . Figure 3 illustrates the TRA P interrupt request circuitry w ithin the MSM 80C85AH. Note that the , ESC R IPT IO N Previous version: Aug. 1996 The M SM 80C85AH is a complete 8-bit parallel , 80C85AH uses a m ultiplexed ad d ress/d ata bus. The address is split between the 8bit address bus and the , operation in M SM 80C85AH is fixed · Four Vectored interrupt (One is non-m askable) Plus the 8080A
-
OCR Scan
80C85AHRS 80c85 80c85a Intel 80C85 M80C88A-2 MSM81C55 E200009-27-X2 MSM80C85AHRS/GS/JS MSM80C85A 80C85A 81C55-5 MSM80C85AH

80C85AH

Abstract: OKI 80C85A accumulator to mask M SM 80C85AH'S interrupts. A c c u m u la to r Setting Value Bit 7 6 5 - 4 R7.5 3 , ): MSM 80C85AHJS · 44-pin Plastic QFP(QFP44-P-910-2K): MSM80C85AHGS-2K 35 MSM80C85AHRS/GS/JS O , beused interchangeably as 8-bit registers or 16-bit register pairs. The M SM 80C85AH register set is as , provided. Hold and all Interrupts are synchronized with the processor's internal clock. The MSM 80C85AH , 80C85AH with a crystal, or an external clock source. The driving frequency must be at least 1 MHz, and
-
OCR Scan
OKI 80C85A MSM80C85AHRS MSM80C85AHGS MSM80C85AHJS MSM80C85 MSM81C55-5 DIP40-P-600

OKI M82C51a-2

Abstract: OKI M81C55 .755.25V Ta-4085 Ta-4070 (80C85AH 3MHz I/F) (80C85AH 5MHz I/F) Min. Max. Min. Max
OKI Electric Industry
Original
M81C55-5 M81C55 M82C51A-2 M82C53-2 M82C53-5 OKI M82C51a-2 OKI M81C55 m80c85a-2 J2O0014-27-X3 MSM81C55-5RAMIO ARAM256 RAM330 IO2816IO 40DIPDIP40-P-600-2

80C85AH

Abstract: M80C85A .755.25V Ta-4085 Ta-4070 (80C85AH 3MHz I/F) (80C85AH 5MHz I/F) Min. Max. Min. Max
OKI Electric Industry
Original
M80C85A m82c55a-2 m82c51a M82C53 m80c85 m80c88a 54MSM81C55-5RS 44QFJQFJ44-P-S650-1 27MSM81C55-5JS 44QFPQFP44-P-910-0 80-2KMSM81C55-5GS-2K MSM80C85A-2

80C85AH

Abstract: M80C88A-2 time of 400 ns, the M SM 81C55-5 can be used in an M SM 80C85AH system w ithout using w ait states. The , M ultiplexed ad d ress/d ata bus · Direct interface with M SM 80C85AH · 40-pin Plastic D IP (DIP40-P , Vcc - 4.75 V to 5.25 V, Ta = : -40 to +70°C P a ra m e te r S ym bol 80C85AH 3MHz l/F M in, M ax. - 80C85AH 5MHz l/F M in. 37 30 40 - - 70 0 20 200 100 25 200 - 50 10 - 150 - - - 20
-
OCR Scan
81c55-5rs E200014-27-X2 2048-B 81C55-5RS/GS/JS DIP40-P-600-2 81C55-5RS QFJ44-P-S650-1

LT 6242

Abstract: 62X42B PII, P e r ip h e r a lmd POU Id s M ic ro p ro c e s s o rs 80 C xx i M SM 80C85A M S M 8 0 C 8 5 A -2 M SM 80C85AH M SM 80C86A M S M 80 C 8 6A -2 M S M 80 C 8 6A -10 M SM 80C88A M S M 8 0 C 8 8 A -2 M S M 80 C 8 8A -10 P e rip h e ra ls M SM 81C55 M S M 81 C 5 5-5 M SM 82C12 M S M 82 C 3 7A -5 M S M 8 2 C 3 7 B -5 M SM 82C43 M S M 8 2 C 5 1 A -2 M S M 82 C 5 3-2 M S M 82 C 5 4-2 M S M 8 2 C 5 5 A -2 M S M 8 2 C 5 9 A -2 M S M 82 C 8 4A -2 M SM 82C88 2 R e a l-T im e C lo c k s I M
-
OCR Scan
LT 6242 62X42B

M81C55-5

Abstract: M82C51A-2 4.5 V to 5.5 V, VCC = 4.75 V to 5.25 V, Ta = ­40 to +80°C Ta = ­40 to +70°C Unit 80C85AH 3MHz I/F 80C85AH 5MHz I/F Min. 50 Max. - Min. 37 Max. - 30 100 - - 100 0 20 250 150
OKI Electric Industry
Original
M80C85A programming delay timer circuit diagram M82C55A-2 42 pin Plastic QFP M82C55A-5 oki M82C55A pin diagram oki 81c55 E2O0014-27-X2 MSM81C55-5RS/GS/JS MSM81C55-5RS MSM81C55-5JS

81C55-5

Abstract: 80C85AH +70°C U n it 80C85AH 3MHz l/F 80C85AH 5MHz l/F M in . Address/latch Setup Time Latch/address Holt Time
-
OCR Scan
81C55-5JS IP40-P-600 FJ44-P-S650 FP44-P-910-2K 81C55-5GS-2K

MSM81C55-5

Abstract: m81c55-5 5.25 V, Ta = ­40 to +80°C Ta = ­40 to +70°C Unit 80C85AH 3MHz I/F 80C85AH 5MHz I/F Min. 50
OKI Electric Industry
Original
MSM81C55-5GS-2K

80C85AH

Abstract: 81C55 used in an 80C85AH system without using wait states. The parallel I/O consists of two 8-bit ports and , interface with M SM 80C85AH 4 0 pin Plastic DIP (D IP 40-P -600): M SM 81C55-5R S 4 4 pin Plastic Q FJ (Q F
-
OCR Scan
MSM81CS5-6 44-P-9 10-2K 55-5G

M81C55-5

Abstract: m80c85ah ­40 to +70°C Unit 80C85AH 3MHz I/F 80C85AH 5MHz I/F Min. 50 Max. - Min. 37 Max. -
OKI Electric Industry
Original
oki m82c55a-2 OKI M81C55-5 oki m80c85a

80C85AH

Abstract: 80C85 Table 2 MSM 80C85AH Machine C ycle Chart Status IO/M O pcode Fetch M em ory Read M em ory Write I/O Read , . MSM 80C85AH Basic System Timing 32 CPU-MSM80C85AHRS/GS/JS POW ER DOWN Mod« T he MSM 80 C 85 AH , times. Figure 7 MSM 80C85AH Bus Timing, With and Without Wait HOLD OPERATION T, CLK T, T H O , H LD A BU S (A D D R E S S , C O N T R O L S) , »H ABE Figur« 8 MSM 80C85AH Hold
-
OCR Scan
A8AJ

82C59A2

Abstract: 80C85AH E200021-27-X3 O K I Semiconductor MSM82C59A-2RS/GS/JS PROGRAMMABLE INTERRUPT CONTROLLER Previous version: Aug. 1996 GENERAL DESCRIPTION The M SM 82C59A-2 is a program m able interrupt for use in M SM 80C85AH and M SM 80C86 A1 0 / 8 8 A - 1 0 m icrocom puter systems. Based on CMOS silicon gate technology, this device features an extremely low standby current of 1 0 0 ( 1 A (max.) in chip non-selective , technology for high speed and low pow er consumption · 3 V to 6 V single pow er supply · M SM 80C85AH system
-
OCR Scan
82C59A2 asterm DIP28-P-600-2 82C59A-2RS QFJ28-P-S450-1 82C59A-2JS SSOP32-P-430-1

m80c85ah

Abstract: M81C55-5 .5 RST7.5 1 MSE 1 M5.5Mask RST5.5 RST6.5 1 MSE 1 RST5.5 2) RIM RIM 80C85AH 7
OKI Electric Industry
Original
M82C51 m82c84 RST75 ad1826 STAX MSP 3416 G J2O0009-38-81 MSM80C85AHCMOS81 MSM80C85AMSM80C85A DIPDIP40-P-600-2 54MSM80C85AHRS QFJQFJ44-P-S650-1

MSM82C55A-5

Abstract: M80C88A-2 E200020-27-X3 O K I Semiconductor MSM82C55A-2RS/GS/VJS CMOS PROGRAMMABLE PERIPHERAL INTERFACE Previous version: Aug. 1996 GENERAL DESCRIPTION The M SM 82C55 A-2 is a program m able universal 1 / O interface device which operates as high speed and on low pow er consum ption due to 3jx silicon gate CMOS technology. It is the best fit as an I / O port in a system w hich employs the 8 -bit parallel processing M SM 80C85AH CPU. This device has 24-bit 1 / O pins equivalent to three 8 -bit I / O ports and all inpu
-
OCR Scan
MSM82C55A-5 MSM82C55A2RS OKI 82c55a 82C55A-2RS 82C55A-2VJS 82C55A-2GS-2K 82C55A-2RS/GS/VJS 81MAX

80C85AH

Abstract: 80c85a CPU MSM80C85AHRS/GS/JS -M SM 80C85AH FUNCTIONAL PIN DEFINITION T h e fo llo , oC ~ + 8 5 ° C , V c c = 4 .5 V M SM 80C85AH 'A L t LA 'L L t LC K 'L C ' AD ' RD *R A E 'C A *D W 'W
-
OCR Scan

M80C88A-2

Abstract: 80C85AH E200010-27-X2 O K I Semiconductor MSM80C86A-10RS/GS/JS 16-Bit CM O S M ICROPROCESSOR Previous version: Aug. 1996 G ENERAL DESCRIPTION The M SM 80C86A-10 is com plete 16-bit CPUs im plem ented in Silicon Gate CMOS technology. They are designed w ith same processing speed as the NM OS 8086-1 but have considerably less power consumption. It is directly compatible with MSM80C88A-10 software andM SM 80C85AH hardw are and peripherals. FEATURES · 1 M byte D irect Addressable M em ory Space ·
-
OCR Scan
80C86A-10RS 80C86A-10JS QFP56-P-1519-1 80C86A-10GS-K MSM80C86A-1ORS/GS/JS

80C85

Abstract: 80C85AH (Typical) â'" same R E A D Y timing applies to W R IT E operation Figure 7 MSM 80C85AH Bus Timing
-
OCR Scan

80C88A-10

Abstract: M80C88A-2 patible with M SM 80C86A-10 software and M SM 80C85AH hardware and peripherals. FEATURES · 8 -Bit Data
-
OCR Scan
80C88A-10 E200011-27-X2 MSM80C88A-10RS MSM80C88A-10GS MSM80C88A-10JS S8088-

80C85AH

Abstract: iC-lg patible with M SM 80C86A-10 software and M SM 80C85AH hardware and peripherals. FEATURES · 8 -Bit Data
-
OCR Scan
iC-lg MSM80C86A-10RS -7 MSM80C86A-10 MSM80C86A-10RS QFJ44-P-S650 MSM80C86A-10JS MSM80C86A-10GS-K