500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
TMS417400-70DGA Texas Instruments 4MX4 FAST PAGE DRAM, 70ns, PDSO24, PLASTIC, TSOP-26/24 visit Texas Instruments
TMS417400-80DZ Texas Instruments IC 4M X 4 FAST PAGE DRAM, 80 ns, PDSO24, Dynamic RAM visit Texas Instruments
TMS417400DJ-70 Texas Instruments 4MX4 FAST PAGE DRAM, 70ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-26/24 visit Texas Instruments
TMS417400P-80DJ Texas Instruments 4MX4 FAST PAGE DRAM, 80ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-26/24 visit Texas Instruments
SN7400N8 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, PDIP14, ROHS COMPLIANT, PLASTIC, DIP-14 visit Texas Instruments
TMS417400-70DGC Texas Instruments IC 4M X 4 FAST PAGE DRAM, 70 ns, PDSO24, 0.400 INCH, TSOP-28/24, Dynamic RAM visit Texas Instruments

7400 fan-out

Catalog Datasheet MFG & Type PDF Document Tags

rs flip-flop IC 7400

Abstract: 74ls105 and eliminate cooling fans in 7400 type system designs. Manufacturing costs can be reduced by up to , and possible reduction in component cost. Fully Compatible with Other TTL Families Fan out of 5 7400 , /7400 functtions where 54LS/74LS functions aren't yet available. The low input currents of Low Power , this technique. A comparison of 5400/7400 geometries versus 54LS/74LS geometries is shown in Figure 2 , equivalent 5400/7400 function. For example, the die size of the 54LS/74LS181 4-bit ALU is: 72 mils by 84 mils
-
OCR Scan
rs flip-flop IC 7400 74ls105 TTL LS 7400 74LS series logic gates 7400 fan-out 74LS 3 input AND gate 54/74XX

7400 fan-out

Abstract: 7402 nor Logic Integrateci Circuits, MIC 7400 Series TTL Gates in order of gates per package Type Positive logic Gates per Inputs per Typ. Typ. Max. definition package gate propagation dissipation fan-out delay per package per gate ns mW MIC 7430 NAND 1 8 13 10 10 MIC 7453 AND-OR-INVERT1 1 2-2-2-2 13 22 10 MIC 7454 AND-OR-INVERT 1 2-2-2-2 13 22 10 MIC 7420 NAND 2 4 13 20 10 MIC 7440 NAND , 7460 AND 2 4 5 8 42 MIC 7410 NAND 3 3 13 30 10 MIC 7400 NAND 4 2 13 40 10 MIC 7401 NAND 4 2 35 40 10
-
OCR Scan
7402 nor 7491 8-bit 7490 Decade Counter TTL 7400 TTL 7400 propagation delay TTL 7400 AND propagation delay

7400 fan-out

Abstract: Multivibrator 7400 SN 7400 o VIER NAND-GATTER M IT JE ZWEI EINGÄNGEN AEin 2 A A us BEin 1 BEin 2 elektor IC-Kartei o E lektor April 1972 , _ CEin 1 CEin 2 CAus ^Ein 1 D£in 2 D aus OV 429 elektor IC-Kartei I KURZDATEN 1 10 typ.10 ns | FAN-IN 1 EINGANG FAN-OUT VERZÖGERUNGS ZEIT ÄQUIVALENTE TYPEN FAIRCHILD MOTOROLA PHILIPS RAYTHEON SIEMENS U6A740059X MC 458 L FJH131 RG 142 D FLU 101 I INNENAUFBAU 7400 U I » n * n >f l 4 H» n · 430 ASTABILER
-
OCR Scan
Multivibrator 7400 ELEKTOR 7400 motorola 7400U fairchild 7400 7400

TTL 7400

Abstract: TTL 7400 propagation delay TTL SERIES 5400/7400 FEATURES â'¢ High speed (typical propagation delay 10 ns) combined with low power dissipation (typically 10mW per gate) â'¢ High fan-out â'" maximum 10 â'¢ High noise immunity â'" typically 1V at Tamb = 25°C â'¢ Low output impedance in both states â'¢ Supply voltage of 5V â'¢ Choice of three packages Typical Propagation Delay Temperature Range Package Series 5400 , (F14) Series 7400 Series 7400J Series 7400E 10ns 10ns 0 to + 70°C Oto + 70°C Ceramic Dual
-
OCR Scan
5400J 5400F 7400 TTL of 7400 Series - TTL 7400 series 7400 ttl gate TTL 5400

74LS00 function table

Abstract: pin configuration logic symbol 74LS00 Signelics | 7400, LS00, S00 Gates Quad Two-Input NAND Gate Product Specification Logic Products TYPE 7400 74LS00 74S00 TYPICAL PROPAGATION DELAY 9ns 9.5ns 3ns TYPICAL SUPPLY CURRENT , 7400, LS00, S00 ABSOLUTE MAXIMUM RATINGS PARAMETER v cc V|N ·in (Over operating free-air , Signetics Logic Products Product Specification Gates 7400, LS00, S00 DC ELECTRICAL CHARACTERISTICS PARAMETER (Over recommended operating free-air temperature range unless otherwise noted.) 7400
-
OCR Scan
N7400N 74LS00 function table pin configuration logic symbol 74LS00 ls 7400 specification of 74ls00 74LS00 pin configuration pin configuration 74LS00 N74LS00N N74S00N N74LS00D N74SOOD

7400 signetics

Abstract: 74LS00 7400 74S00 Signetics I 7400, LS00, SOO Gates Logic Products Quad Two-Input NAND Gate Product Specification TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 7400 9ns 8mA 74LS00 9.5ns 1.6mA , Signetics Logic Products Product Specification Gates 7400, LS00, S00 ABSOLUTE MAXIMUM RATINGS (Over , Manufacturer Signetics Logic Products Product Specification Gates 7400, LS00, S00 DC ELECTRICAL , CONDITIONS1 7400 74LS00 74S00 UNIT Min Typ2 Max Min Typ2 Max Min Typ2 Max HIGH-level OH output
-
OCR Scan
7400 signetics 74LS00 7400 74S00 7400 pin configuration 74LS00 DATA 7400 signetics TTL 74LS00 fan-out N74S00D LS03Z90S

ls 7400

Abstract: 7400 signetics TTL Signetìcs I 7400, LSOO, SOO Gates Logic Products Quad Two-Input NAND Gate Product Specification TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 7400 9ns 8mA 74LS00 9.5ns 1.6mA , Respective Manufacturer Signetics Logic Products Product Specification Gates 7400, LS00, S00 ABSOLUTE , Respective Manufacturer Signetics Logic Products Product Specification Gates 7400, LS00, S00 DC , .) PARAMETER TEST CONDITIONS1 7400 74LS00 74S00 UNIT Min Typ2 Max Min Typ2 Max Min Typ2 Max
-
OCR Scan
7400 ls 74l500 74LS00 signetics 74ls00 tr tf 74LS00 TTL 7400 quad NAND pin configuration 74SOO WF07570S

7400 fan-out

Abstract: 7400 quad 2-input NAND gate FAIRCHILD TTL/SSI . 9N00/5400, 7400 QUAD 2-INPUT NAND GATE logic and connection diagram dip (TOP VIEW) R pällTSl HI |îô| Fl m reí ra ULUüJLJLJÃILJ Positive logic: Y = AB flatpak (TOP VIEW) GND 13 12 11 10 9 8 n n n ri n vccO- INPUTS ao- schematic diagram (EACH GATE) . 3.6 kSÃ â  RI E ti 1.6 kn R2 i kn R3 T Component values shown are typical recommended operating conditions PARAMETER 9N00XM , /7400 'CCH Supply Current HIGH 4.0 8.0 mA VCC = MAX., Vim = 0V 6 'CCL Supply Current LOW 12 22 mA
-
OCR Scan
9N00/7400 7400 quad 2-input NAND gate tPHL 7400 TI TTL 5400 7400 quad 2 input nand gate TTL 7400 fairchild ttl nand gate 7400 quad 9N00XM/5400XM 9N00XC/7400XC

74LS00 TTL

Abstract: 74LS00 noise immunity definitions. Examples-lnput Load 1. A 7400 gate, wich has a maximum I il of 1.6 mA and Iih of 40 (iA is , U.L. 40^A Examples-Output Drive 1. The output of the 7400 will sink 16 mA in the LOW (logic "0") state , . Table 1 Family 74LS00 7400 9000 74H00 74S00 Input Load High 0.5 U.L. 1 U.L. 1 U.L. 1.25 U.L. 1.25 U.L
-
OCR Scan
74LS00 noise immunity 74LS00 gate 7400 fan-in 74ls00 applications 74LS00 Electrical and Switching characteristics TTL 7400 rise and fall time 54H/74H

7400 fan-out

Abstract: 15.0 ±2.0 DDU-7-200 200 20.0 ±2.0 DDU-7-250 250 25.0 ±2.0 DDU-7-300 300 30.0 ±3.0 DDU-7-400 400
-
OCR Scan
DDU-7-10 DDU-7-20 DDU-7-25 DDU-7-50 DDU-7-100 DDU-7-150

7400 fan-out

Abstract: DDU-7-10 -7-300 300 30.0 -3.0 DDU-7-400 400 40.0 M.O DDU-7-500 500 50.0 -5.0 (Military Type) Test Conditions: â
-
OCR Scan
DDU-7-400

7400 fan-out

Abstract: 7400 30.0 ±3.0 DDU-7-400 400 40.0 ±4.0 DDU-7-500 500 50.0 ±5.0 'Time delay referenced to 1st tap. Two
-
OCR Scan
DDU-7 Series Digital Delay Units

7400 fan-out

Abstract: DDU-7-250 ±3.0 DDU-7-400 400 40.0 ±4.0 DDU-7-500 500 50.0 ±5.0 'Vime delay referenced to 1st tap. Two (2) gates
-
OCR Scan

74LS00D

Abstract: 74S00N Signetics 1 74 0 0 , Lsoo, soo Gates Quad Two-Input NAND Gate Product Specification Logic Products TYPE 7400 7 4 LS00 74S00 TYPICAL PROPAGATION DELAY 9ns 9 .5 n s 3ns TYPICAL , Signetics Logic Products Product Specification Gates 7400, LS00, S00 ABSOLUTE MAXIMUM RATINGS , December 4, 1985 5-4 Signetics Logic Products Product Specification Gates 7400, LS00, S00 , ir te m p e ra tu r e ra n g e u n le s s o th e rw is e n o te d .) 7400 Min H IG H -le v e l V
-
OCR Scan
74S00N 74LS00D 74S00D 74LS00DN 74LS00N 7400n 7400N
Abstract: latch up Replacement for all 7400 and 4000 SSI/MSI â  Low power consumption â  Configurable -
OCR Scan
UA1020

ls 7400

Abstract: 74LSOO 00 54/7400 ^"nc-C-'S 54H/74H00J^ 54S/74S00^' 54LS/74LS00^ / QUAD 2-INPUT NAND GATE ORDERING CODE: See Section 9 PKGS PIN OUT COMMERCIAL GRADE MILITARY GRADE PKG TYPE Vcc = +5.0 V ±5%, Ta = 0°C to +70° C Vcc = +5.0 V ±10%, Ta = -55° C to +125°C Plastic DIP (P) A 7400PC, 74H00PC 74LS00PC,74SOOPC 9A Ceramic DIP (D) A 7400DC, 74H00DC 74LS00DC, 74S00DC 5400DM, 54H00DM 54LS00DM, 54S00DM 6A Flatpak (F) A 74LS00FC,74S00FC 54LS00FM, 54S00FM 3I B 7400FC, 74H00FC 5400FM, 54HOOFM INPUT
-
OCR Scan
74LSOO 74LS00 pinout 74LS00 QUAD 2-INPUT NAND GATE 7400 DIP 74LS00P pin diagram of 74ls00 54/74H 54/74S 54/74LS

74LS00P

Abstract: 74LS00 pinout 54/7400 v 54H/74H00^f 54S/74S00^// $ /V 54LS/74LS00^ /^ QUAD 2-INPUT NAND GATE ORDERING CODE: See Section 9 INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions PINS Inputs Outputs 54/74 (U.L.) HIGH/LOW 1.0/1.0 20/10 54/74H (U.L.) HIGH/LOW 1.25/1.25 12.5/12.5 54/74S (U.L.) HIGH/LOW 1.25/1.25 25/12.5 54/74LS (U.L.) HIGH/LOW 0.5/0.25 10/5.0 (2.5) 00 PIN COMMERCIAL GRADE MILITARY GRADE PKG PKGS OUT Vcc = +5.0 V ±5%, Ta = 0° C to +70° C Vcc = +5.0 V ±10%, Ta = -55° C to +125°C
-
OCR Scan
74h00 fan-out 74LS00 pin connection 74ls00 tphl tplh 74h00p 74S00PC

Standard TTL AOI Dual 2-Wide 2-Input

Abstract: of 7400 Series - TTL +5.5 Vdc Vdc Vdc °C MOTOROLA INTEGRATED CIRCUITS 7400 Series (0 to +70° C) 5400 Series (-55 to +125° C) The 5400/7400 series of transistor-transistor logic is a medium-speed, high noise immunity , 74HXXX Series (0 to +75 0 C) 54HXXX Series (-55 to +125° C) The 54/7400 logic family Is medium speed TTL
-
OCR Scan
Standard TTL AOI Dual 2-Wide 2-Input LN 5406 4 nand dip 16 supply voltage 30 v 7400 J-K Flip-Flop CD 5401 C5445 DG003Q 14-LEAD 16-LEAD 24-LEAD 54H51 54H52

FUNCTIONAL DIAGRAM OF 7400

Abstract: pin diagram 7400 series high-speed PALs, a MACH device, and some 7400-series chips was packed into a single FPGA. The QuickLogic , The QuickLogic part QL12x16-2PL84C was selected to replace a MACH device, three PALs and some 7400 , 7400-series chips was integrated with new circuitry and packed into a single FPGA using the QuickLogic
QuickLogic
Original
TMS34020 TMS34010 FUNCTIONAL DIAGRAM OF 7400 pin diagram 7400 series 7400 PIN DIAGRAM schematic diagram TMS34010 7400 series logic ICs 7400 chip 162PL84C

CI 74LS00

Abstract: CI 7400 54/7400 54H/74H00 54S/74S00 54LS/74LS00 ORDERING CODE (See Section 9 for further Package and Ordering Information.) PIN CONFIGURATIONS PACKAGES PIN CONF. COMMERCIAL RANGES vcc = 5V ± 5%; Ta = 0°C to 70°C MILITARY RANGES Vcc = 5V ± 10%; TA = -55°C to *125°C Plastic DIP Fig. A Fig. A N7400N â'¢ N74H00N N74S00N â'¢ N74LS00N Ceramic DIP Fig. A Fig. A N7400F â'¢ N74H00F N74S00F â'¢ N74LS00F S5400F â'¢ S54H00F S54S00F â'¢ S54LS00F Flatpak Fig. B Fig. A S5400W â'¢ S54HOOW S54S00W â'¢ S54LS00W INPUT AND
-
OCR Scan
CI 74LS00 CI 7400 N74LS00 54S/74S
Showing first 20 results.